74ABT853PW-T datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > logic> 74ABT853PW-T

74ABT853PW-T: DescriptionIC ABT SERIES, 8-BIT TRANSCEIVER, TRUE OUTPUT, PDSO24, PLASTIC, TSSOP-24, Bus Driver/Transceiver; Categorylogic; File Size59KB，7 Pages; ManufacturerNXP; Websitehttps://www.nxp.com

Download Datasheet Parametric Compare View All

74ABT853PW-T Overview

IC ABT SERIES, 8-BIT TRANSCEIVER, TRUE OUTPUT, PDSO24, PLASTIC, TSSOP-24, Bus Driver/Transceiver

74ABT853PW-T Parametric

Parameter Name	Attribute value
Maker	NXP
Parts packaging code	TSSOP
package instruction	TSSOP,
Contacts	24
Reach Compliance Code	unknown
Other features	WITH INDEPENDENT OUTPUT ENABLE FOR EACH DIRECTION; PARITY GENERATION/ERROR DETECTION
series	ABT
JESD-30 code	R-PDSO-G24
length	7.8 mm
Load capacitance (CL)	50 pF
Logic integrated circuit type	BUS TRANSCEIVER
Number of digits	8
Number of functions	2
Number of ports	2
Number of terminals	24
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Output characteristics	3-STATE
Output polarity	TRUE
Package body material	PLASTIC/EPOXY
encapsulated code	TSSOP
Package shape	RECTANGULAR
Package form	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
Maximum supply current (ICC)	38 mA
propagation delay (tpd)	4.5 ns
Certification status	Not Qualified
Maximum seat height	1.1 mm
Maximum supply voltage (Vsup)	5.5 V
Minimum supply voltage (Vsup)	4.5 V
Nominal supply voltage (Vsup)	5 V
surface mount	YES
technology	BICMOS
Temperature level	INDUSTRIAL
Terminal form	GULL WING
Terminal pitch	0.65 mm
Terminal location	DUAL
width	4.4 mm
Base Number Matches	1

Preview

Download Datasheet

View All

Philips Semiconductors

Product specification

8-bit transceiver with 9-bit parity checker/

generator and flag latch (3-State)

74ABT853

FEATURES

•

Low static and dynamic power dissipation with high speed and

high output drive

The 74ABT853 is an octal transceiver with a parity

generator/checker and is intended for bus–oriented applications.

When Output Enable A (OEA) is High, it will place the A outputs in a

high impedance state. Output Enable B (OEB) controls the B

outputs in the same way.

The parity generator creates an odd parity output (PARITY) when

OEB is Low. When OEA is Low, the parity of the B port, including

the PARITY input, is checked for odd parity. When an error is

detected, the error data is sent to the input of a latch. The error data

can then be passed, stored, cleared, or sampled depending on the

ENABLE and CLEAR control signals.

If both OEA and OEB are Low, data will flow from the A bus to the B

bus and the part is forced into an error condition which creates an

inverted PARITY output. This error condition can be used by the

designer for system diagnostics.

•

Open-collector ERROR output

•

Output capability: +64mA/–32mA

•

Latch-up protection exceeds 500mA per Jedec Std 17

•

ESD protection exceeds 2000 V per MIL STD 883 Method 3015

and 200 V per Machine Model

•

Power-up 3-State

•

Live insertion/extraction permitted

DESCRIPTION

The 74ABT853 high-performance BiCMOS device combines low

static and dynamic power dissipation with high speed and high

output drive.

QUICK REFERENCE DATA

SYMBOL

PLH

PHL

PLH

PHL

I/O

CCZ

PARAMETER

Propagation delay

An to Bn or Bn to An

Propagation delay

An to PARITY

Input capacitance

I/O capacitance

Total supply current

CONDITIONS

amb

= 25°C; GND = 0V

= 50pF; V

= 5V

= 50pF; V

= 5V

= 0V or V

Outputs disabled; V

= 0V or V

Outputs disabled; V

=5.5V

TYPICAL

3.4

7.4

UNIT

µA

ORDERING INFORMATION

PACKAGES

24-Pin Plastic DIP

24-Pin plastic SO

24-Pin Plastic SSOP Type II

24-Pin Plastic TSSOP Type I

TEMPERATURE RANGE

–40°C to +85°C

OUTSIDE NORTH AMERICA

74ABT853 N

74ABT853 D

74ABT853 DB

74ABT853 PW

NORTH AMERICA

74ABT853 N

74ABT853 D

74ABT853 DB

74ABT853PW DH

DWG NUMBER

SOT222-1

SOT137-1

SOT340-1

SOT355-1

PIN CONFIGURATION

LOGIC SYMBOL

OEA

24 V

23 B0

22 B1

21 B2

20 B3

19 B4

18 B5

17 B6

16 B7

15 PARITY

14 OEB

13 ENABLE

TOP VIEW

A0 A1 A2 A3 A4 A5 A6 A7

OEB

OEA

CLEAR

ENABLE

B0 B1 B2 B3 B4 B5 B6 B7

PARITY

ERROR

A0 2

A1 3

A2 4

A3 5

A4 6

A5 7

A6 8

A7 9

ERROR 10

CLEAR 11

GND 12

SA00262

SA00263

1995 Sep 06

853-1672 15702

74ABT853PW-T Related Products

	74ABT853PW-T	74ABT853DB	74ABT853DB-T	74ABT853D	74ABT853D-T	74ABT853N	74ABT853PWDH	74ABT853PWDH-T	74ABT853PW
Description	IC ABT SERIES, 8-BIT TRANSCEIVER, TRUE OUTPUT, PDSO24, PLASTIC, TSSOP-24, Bus Driver/Transceiver	IC ABT SERIES, 8-BIT TRANSCEIVER, TRUE OUTPUT, PDSO24, PLASTIC, SSOP-24, Bus Driver/Transceiver	IC ABT SERIES, 8-BIT TRANSCEIVER, TRUE OUTPUT, PDSO24, PLASTIC, SSOP-24, Bus Driver/Transceiver	ABT SERIES, 8-BIT TRANSCEIVER, TRUE OUTPUT, PDSO24, PLASTIC, SO-24	ABT SERIES, 8-BIT TRANSCEIVER, TRUE OUTPUT, PDSO24, PLASTIC, SO-24	IC ABT SERIES, 8-BIT TRANSCEIVER, TRUE OUTPUT, PDIP24, PLASTIC, DIP-24, Bus Driver/Transceiver	IC ABT SERIES, 8-BIT TRANSCEIVER, TRUE OUTPUT, PDSO24, PLASTIC, TSSOP-24, Bus Driver/Transceiver	IC ABT SERIES, 8-BIT TRANSCEIVER, TRUE OUTPUT, PDSO24, Bus Driver/Transceiver	IC ABT SERIES, 8-BIT TRANSCEIVER, TRUE OUTPUT, PDSO24, PLASTIC, TSSOP-24, Bus Driver/Transceiver
Maker	NXP	NXP	NXP	NXP	NXP	NXP	NXP	NXP	NXP
package instruction	TSSOP,	SSOP,	SSOP,	SOP,	SOP,	DIP,	TSSOP,	TSSOP,	TSSOP,
Reach Compliance Code	unknown	unknown	unknown	unknown	unknown	unknown	unknown	unknown	unknown
Other features	WITH INDEPENDENT OUTPUT ENABLE FOR EACH DIRECTION; PARITY GENERATION/ERROR DETECTION	WITH INDEPENDENT OUTPUT ENABLE FOR EACH DIRECTION; PARITY GENERATION/ERROR DETECTION	WITH INDEPENDENT OUTPUT ENABLE FOR EACH DIRECTION; PARITY GENERATION/ERROR DETECTION	WITH INDEPENDENT OUTPUT ENABLE FOR EACH DIRECTION; PARITY GENERATION/ERROR DETECTION	WITH INDEPENDENT OUTPUT ENABLE FOR EACH DIRECTION; PARITY GENERATION/ERROR DETECTION	WITH INDEPENDENT OUTPUT ENABLE FOR EACH DIRECTION; PARITY GENERATION/ERROR DETECTION	WITH INDEPENDENT OUTPUT ENABLE FOR EACH DIRECTION; PARITY GENERATION/ERROR DETECTION	WITH INDEPENDENT OUTPUT ENABLE FOR EACH DIRECTION; PARITY GENERATION/ERROR DETECTION	WITH INDEPENDENT OUTPUT ENABLE FOR EACH DIRECTION; PARITY GENERATION/ERROR DETECTION
series	ABT	ABT	ABT	ABT	ABT	ABT	ABT	ABT	ABT
JESD-30 code	R-PDSO-G24	R-PDSO-G24	R-PDSO-G24	R-PDSO-G24	R-PDSO-G24	R-PDIP-T24	R-PDSO-G24	R-PDSO-G24	R-PDSO-G24
length	7.8 mm	8.2 mm	8.2 mm	15.4 mm	15.4 mm	31.7 mm	7.8 mm	7.8 mm	7.8 mm
Load capacitance (CL)	50 pF	50 pF	50 pF	50 pF	50 pF	50 pF	50 pF	50 pF	50 pF
Logic integrated circuit type	BUS TRANSCEIVER	BUS TRANSCEIVER	BUS TRANSCEIVER	BUS TRANSCEIVER	BUS TRANSCEIVER	BUS TRANSCEIVER	BUS TRANSCEIVER	BUS TRANSCEIVER	BUS TRANSCEIVER
Number of digits	8	8	8	8	8	8	8	8	8
Number of functions	2	2	2	1	1	1	2	2	2
Number of ports	2	2	2	2	2	2	2	2	2
Number of terminals	24	24	24	24	24	24	24	24	24
Maximum operating temperature	85 °C	85 °C	85 °C	85 °C	85 °C	85 °C	85 °C	85 °C	85 °C
Minimum operating temperature	-40 °C	-40 °C	-40 °C	-40 °C	-40 °C	-40 °C	-40 °C	-40 °C	-40 °C
Output characteristics	3-STATE	3-STATE	3-STATE	3-STATE	3-STATE	3-STATE	3-STATE	3-STATE	3-STATE
Output polarity	TRUE	TRUE	TRUE	TRUE	TRUE	TRUE	TRUE	TRUE	TRUE
Package body material	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY
encapsulated code	TSSOP	SSOP	SSOP	SOP	SOP	DIP	TSSOP	TSSOP	TSSOP
Package shape	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR
Package form	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH	SMALL OUTLINE, SHRINK PITCH	SMALL OUTLINE, SHRINK PITCH	SMALL OUTLINE	SMALL OUTLINE	IN-LINE	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
Maximum supply current (ICC)	38 mA	38 mA	38 mA	38 mA	38 mA	38 mA	38 mA	38 mA	38 mA
propagation delay (tpd)	4.5 ns	4.5 ns	4.5 ns	4.5 ns	4.5 ns	4.5 ns	4.5 ns	4.5 ns	4.5 ns
Certification status	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified
Maximum seat height	1.1 mm	2 mm	2 mm	2.65 mm	2.65 mm	4.7 mm	1.1 mm	1.1 mm	1.1 mm
Maximum supply voltage (Vsup)	5.5 V	5.5 V	5.5 V	5.5 V	5.5 V	5.5 V	5.5 V	5.5 V	5.5 V
Minimum supply voltage (Vsup)	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V
Nominal supply voltage (Vsup)	5 V	5 V	5 V	5 V	5 V	5 V	5 V	5 V	5 V
surface mount	YES	YES	YES	YES	YES	NO	YES	YES	YES
technology	BICMOS	BICMOS	BICMOS	BICMOS	BICMOS	BICMOS	BICMOS	BICMOS	BICMOS
Temperature level	INDUSTRIAL	INDUSTRIAL	INDUSTRIAL	INDUSTRIAL	INDUSTRIAL	INDUSTRIAL	INDUSTRIAL	INDUSTRIAL	INDUSTRIAL
Terminal form	GULL WING	GULL WING	GULL WING	GULL WING	GULL WING	THROUGH-HOLE	GULL WING	GULL WING	GULL WING
Terminal pitch	0.65 mm	0.65 mm	0.65 mm	1.27 mm	1.27 mm	2.54 mm	0.65 mm	0.65 mm	0.65 mm
Terminal location	DUAL	DUAL	DUAL	DUAL	DUAL	DUAL	DUAL	DUAL	DUAL
width	4.4 mm	5.3 mm	5.3 mm	7.5 mm	7.5 mm	7.62 mm	4.4 mm	4.4 mm	4.4 mm
Parts packaging code	TSSOP	SSOP	SSOP	SOIC	SOIC	DIP	TSSOP	-	TSSOP
Contacts	24	24	24	24	24	24	24	-	24

Recommended Resources

Internal circuit principle of NE570,571

Car active subwoofer

How to connect EXB850 external circuit

Yinli brand YF-9902 steam spray electric iron circuit diagram

Magnetic angle displacement sensor circuit

Is anyone familiar with TCPMP? How can I rewrite the code to make it play in a vertical window by default?: Is anyone familiar with TCPMP? How can I rewrite the code to make it play in a vertical window by default?...; iceflasher Embedded System

Question [Pictures and Truth] --- About MSP430-ADC shutdown problem (ADC10CTL0 &= ~ADC10ON): I tested the ADC of MSP430 some time ago and found a strange problem. It was about the ADC shutdown problem. In the program, ADC10CTL0 &= ~ADC10ON; did not actually work! In fact, you need to turn off...; hanskying666 Microcontroller MCU

Does the STM8L's EEPROM need to be erased before writing?: Does the STM8L EEPROM need to be erased before writing?...; xxaiyj1 stm32/stm8

[AMD internal recommendation] Latest job postings in March 2015! Hot recruitment in Shanghai/Beijing!: Hello everyone, I am a R&D engineer at AMD Shanghai R&D Center. AMD is one of the few companies in China that can really get involved in the core design of graphics chips. The company is now in a peri...; taboo04 Recruitment

Driver chip in Type-c OTG mode - LDR6028S: Now, the mobile phones on the market basically only have Type-C interface. So what kind of chip should be equipped if an interface is to charge and transmit data at the same time? Now let's take a loo...; LDR006 Linux and Android

PowerHap piezo actuators with haptic feedback, new dimensions, new performance: [list] [*][b][size=2]Unrivalled acceleration, force and response time[/size][/b] [*][b][size=2]Compact and powerful piezo technology[/size][/b] [*][b][size=2]Unprecedented tactile feedback quality for...; EEWORLD社区 MCU

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components