EEWORLDEEWORLDEEWORLD

Part Number

Search

EV-ADF4355-3SD1Z

Description
EVAL BOARD ADF4355
CategoryDevelopment board/suite/development tools   
File Size877KB,34 Pages
ManufacturerADI
Websitehttps://www.analog.com
Environmental Compliance
Download Datasheet Parametric Compare View All

EV-ADF4355-3SD1Z Online Shopping

Suppliers Part Number Price MOQ In stock  
EV-ADF4355-3SD1Z - - View Buy Now

EV-ADF4355-3SD1Z Overview

EVAL BOARD ADF4355

EV-ADF4355-3SD1Z Parametric

Parameter NameAttribute value
typeTiming
Functionfrequency synthesizer
Embedded-
IC/parts usedADF4355-3
Main attributesSingle Fractional-N and Integer-N PLL with VCO
What's includedboard, cable
Auxiliary propertiesGUI
Data Sheet
FEATURES
RF output frequency range: 51.5625 MHz to 6600 MHz
Fractional-N synthesizer and integer-N synthesizer
High resolution 38-bit modulus
Low phase noise, voltage controlled oscillator (VCO)
Programmable divide by 1, 2, 4, 8, 16, 32, or 64 output
All power supplies: 3.3 V
Logic compatibility: 1.8 V
Programmable dual modulus prescaler of 4/5 or 8/9
Programmable output power level
RF output mute function
3-wire serial interface
Analog and digital lock detect
Microwave Wideband Synthesizer
with Integrated VCO
ADF4355-3
GENERAL DESCRIPTION
The
ADF4355-3
allows the implementation of fractional-N or
integer-N phase-locked loop (PLL) frequency synthesizers when
used with an external loop filter and an external reference
frequency. A series of frequency dividers at the output provide
operation from 51.5625 MHz to 6600 MHz.
The
ADF4355-3
has an integrated VCO with a fundamental
output frequency ranging from 3300 MHz to 6600 MHz. In
addition, the VCO frequency is connected to divide by 1, 2, 4, 8,
16, 32, or 64 circuits that allow the user to generate RF output
frequencies as low as 51.5625 MHz. For applications that require
isolation, the RF output stage can be muted. The mute function
is both pin- and software-controllable.
Control of all on-chip registers is through a simple 3-wire interface.
The
ADF4355-3
operates with analog, digital, charge pump, and
VCO power supplies ranging from 3.1515 V to 3.4485 V. The
ADF4355-3
also contains hardware and software power-down
modes.
APPLICATIONS
Wireless infrastructure (W-CDMA, TD-SCDMA,
WiMAX, GSM, PCS, DCS, DECT)
Point to point/point to multipoint microwave links
Satellites/VSATs
Test equipment/instrumentation
Clock generation
CE
AV
DD
DV
DD
FUNCTIONAL BLOCK DIAGRAM
V
P
R
SET
V
VCO
V
RF
AV
DD
REF
IN
A
REF
IN
B
×2
DOUBLER
10-BIT R
COUNTER
÷2
DIVIDER
MULTIPLEXER
LOCK
DETECT
MUXOUT
C
REG
1
C
REG
2
CLK
DATA
LE
DATA REGISTER
FUNCTION
LATCH
PHASE
COMPARATOR
CHARGE
PUMP
CP
OUT
V
REF
INTEGER
REG
FRACTION
REG
MODULUS
REG
VCO
CORE
V
TUNE
V
BIAS
V
REGVCO
1/2/4/8
÷
16/32/64
OUTPUT
STAGE
RF
OUT
A+
RF
OUT
A–
PDB
RF
THIRD-ORDER
FRACTIONAL
INTERPOLATOR
N COUNTER
OUTPUT
STAGE
MULTIPLEXER
RF
OUT
B–
RF
OUT
B+
A
GND
CP
GND
A
GNDRF
SD
GND
A
GNDVCO
Figure 1.
Rev. B
Document Feedback
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781.329.4700 ©2015–2017 Analog Devices, Inc. All rights reserved.
Technical Support
www.analog.com
Information furnished by Analog Devices is believed to be accurate and reliable. However, no
responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other
rights of third parties that may result from its use. Specifications subject to change without notice. No
license is granted by implication or otherwise under any patent or patent rights of Analog Devices.
Trademarks and registered trademarks are the property of their respective owners.
13345-001
ADF4355-3

EV-ADF4355-3SD1Z Related Products

EV-ADF4355-3SD1Z ADF4355-3BCPZ-RL7
Description EVAL BOARD ADF4355 Phase Locked Loops - PLL 6.6GHz PLL with integrated VCO
(RMB help) USB driver outsourcing
This driver is a HID driver, and the class driver is a Windows intrinsic class driver! Based on this class driver, a client driver is compiled. It needs to be packaged into a .dll file for Java to cal...
wdwxn Embedded System
Urgent, help, how to analyze how these v/f circuits work
The circuit diagram is as followsCan anyone explain how these two circuits work?...
qmko1 Analog electronics
Atmel Studio usage
Is there an official routine for using atmel studio with asf? Where is it? I can't find it as a novice...
18365288218 Microchip MCU
The MODE light of the JTAG downloader is not on. How to solve it?
As the title says, what should I do if the light suddenly stops working without being dropped?...
面纱如雾 Microcontroller MCU
SensorTag Data Transmission
[b]Is the data of the sensor in sensortag sent through Bluetooth transparent transmission? If you want to read the data sent by sensortag, do you read it through the characteristic value?...
shmily53 Wireless Connectivity
Why does the Quartus II 10.1 synthesis result use 0 cells?
Why does the result of Quartus II 10.1 synthesis use 0 units? There is no error, I can see the RTL view and the synthesized network device has been selected. There is a prompt saying that the clock is...
ssawee FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1672  891  2223  1063  2107  34  18  45  22  43 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号