EEWORLDEEWORLDEEWORLD

Part Number

Search

BU-65145F2-290K

Description
Micro Peripheral IC
CategoryMicrocontrollers and processors   
File Size219KB,24 Pages
ManufacturerData Device Corporation
Download Datasheet Parametric View All

BU-65145F2-290K Overview

Micro Peripheral IC

BU-65145F2-290K Parametric

Parameter NameAttribute value
MakerData Device Corporation
package instruction,
Reach Compliance Codecompliant
Is SamacsysN
Base Number Matches1
BU-65142 and BUS-65142 SERIES
MIL-STD-1553 DUAL REDUNDANT
REMOTE TERMINAL HYBRID
DESCRIPTION
The BUS-65142 Series is a com-
plete dual redundant MIL-STD-
1553 Remote Terminal Unit (RTU)
packaged in a small 1.9" x 2.1"
hybrid. The device is based upon
two DDC custom ICs, which
includes two monolithic bi-polar low
power transceivers and one CMOS
protocol containing data buffers
and timing control logic. It supports
all 13 mode codes for dual redun-
dant operation, any combinaion of
which can be illegalized.
Parallel data transfers are accom-
plished with a DMA type handshak-
ing, compatible with most CPU
types. Data transfers to/from mem-
ory are simplified by the latched
command word and word count out-
puts.
Error detection and recovery are
enhanced by BUS-65142 Series
special features. A 14-bit built-in-
test word register stores RTU infor-
mation, and sends it to the Bus
Controller in response to the Mode
Command Transmit Bit Word. The
BUS-65142 Series performs contin-
uous on-line wraparound self-test,
and provides four error flags to the
host CPU. Inputs are provided for
host CPU control of 6 bits of the
RTU Status Word.
Its small hermetic package, -55°C
to +125°C operating temperature
range, and complete RTU operation
make the BUS-65142 ideal for most
MIL-STD-1553 applications requir-
ing hardware or microprocessor
subsystems.
FEATURES
Complete Intergrated Remote
Terminal Including:
–Dual Low-Power Transceivers
–Complete RT Protocol
Direct Interface to Systems With
No Processor
Radiation Tolerant Version
Available
Space Qualified Version
Available
High Reliability Screening
Available
DATA
BUS A
TRANSCEIVER
ENCODER/
DECODER
BIT
PROCESSOR
BUFFER
DB0-DB15
BUF ENA
DTREQ
DTGRT
DTACK
DTSTR
R/W
WATCHDOG
TIMEOUT
TRANSFER
CONTROLS
DATA
BUS B
TRANSCEIVER
ENCODER/
DECODER
BIT
PROCESSOR
CURRENT
WORD
COUNTER
PROTOCOL
SEQUENCER
AND
CONTROL
LOGIC
M
U
X
A0-A4
A5-A10
DAT/CMD
ILL CMD (ME)
SS REQ
ADBC
RT FLAG
SS BUSY
SS FLAG
MESS ERR
RT FAIL
HS FAIL
RTADD ERR
NBGT
INCMD
BITEN
STATEN
GBR
COMMAND
LATCH
RT ADDRESS
+
PARITY
STATUS
REGISTER
16 MHz CLOCK
ERROR FLAGS
TIMING FLAGS
DDC CUSTOM CHIP
FIGURE 1. BUS-65142 SERIES BLOCK DIAGRAM
©
1988, 1999 Data Device Corporation
[Sipeed LicheeRV 86 Panel Review] Developing RISCV Bare Metal Programming Using the Emerging Programming Language Rust
[i=s]This post was last edited by mars4zhu on 2022-4-20 16:29[/i]Developing RISCV bare metal programming using the emerging programming language RustTable of contents 1. Introduction1 2. Build the Rus...
mars4zhu Domestic Chip Exchange
Use WINHEX to check the SD card problem
I used WINHEX to check the SD card and it showed as follows. Could you please tell me what went wrong? Thanks!...
chenbingjy stm32/stm8
regrestorefile
After I called registerstorefile, the registry was not changed after the system restarted, and there was no error when the program was executed. What is the problem? Do I need to make changes in pb? I...
vanlin1012 Embedded System
How to implement 89C2051 with 5 digital tubes?
A board, [color=black][font=Arial][size=10.5pt] 89C2051 directly drives 5 digital tube displays. There is no driver chip as shown in the picture. Please give me some advice on the program ideas, thank...
wrlsohu 51mcu
Is there any FPGA chip with built-in CAN protocol?
I'd like to ask you guys, are there any FPGA chips with built-in CAN protocol? If not, I want to use Verilog language to implement CAN controller module, do you have any suitable materials to recommen...
大萝卜的小蝌蚪 FPGA/CPLD
Debugging issues with sdram in NIOS II
I used SDRAM in NIOS II, but the following prompt appeared during the simulation: Error! : Failed memory access in component cpu - Unable to write data 0x18 to in valid memory address 0x1800000 Error!...
亭哥V5 FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 655  1767  2646  1011  1983  14  36  54  21  40 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号