EEWORLDEEWORLDEEWORLD

Part Number

Search

S70FL01GSDSBHMC13

Description
NOR FlashNor
Categorystorage    storage   
File Size432KB,20 Pages
ManufacturerCypress Semiconductor
Environmental Compliance
Download Datasheet Parametric Compare View All

S70FL01GSDSBHMC13 Online Shopping

Suppliers Part Number Price MOQ In stock  
S70FL01GSDSBHMC13 - - View Buy Now

S70FL01GSDSBHMC13 Overview

NOR FlashNor

S70FL01GSDSBHMC13 Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
MakerCypress Semiconductor
package instructionFBGA-24
Reach Compliance Codecompliant
ECCN code3A991.A.3
Spare memory width1
Maximum clock frequency (fCLK)80 MHz
JESD-30 codeR-PBGA-B24
length8 mm
memory density1073741824 bit
Memory IC TypeFLASH
memory width8
Number of functions1
Number of terminals24
word count134217728 words
character code128000000
Operating modeSYNCHRONOUS
Maximum operating temperature125 °C
Minimum operating temperature-40 °C
organize128MX8
Package body materialPLASTIC/EPOXY
encapsulated codeTBGA
Package shapeRECTANGULAR
Package formGRID ARRAY, THIN PROFILE
Parallel/SerialSERIAL
Peak Reflow Temperature (Celsius)NOT SPECIFIED
Programming voltage3 V
Filter levelAEC-Q100
Maximum seat height1.2 mm
Maximum supply voltage (Vsup)3.6 V
Minimum supply voltage (Vsup)2.7 V
Nominal supply voltage (Vsup)3 V
surface mountYES
technologyCMOS
Temperature levelAUTOMOTIVE
Terminal formBALL
Terminal pitch1 mm
Terminal locationBOTTOM
Maximum time at peak reflow temperatureNOT SPECIFIED
width6 mm
S70FL01GS
1 Gbit (128 Mbyte) 3.0V SPI Flash
Features
CMOS 3.0V Core
Serial Peripheral Interface (SPI) with Multi-I/O
– SPI Clock polarity and phase modes 0 and 3
– Double Data Rate (DDR) option
– Extended Addressing: 32-bit address
– Serial Command set and footprint compatible with
S25FL-A, S25FL-K, and S25FL-P SPI families
– Multi I/O Command set and footprint compatible with
S25FL-P SPI family
READ Commands
– Normal, Fast, Dual, Quad, Fast DDR, Dual DDR, Quad
DDR
– AutoBoot – power up or reset and execute a Normal or
Quad read command automatically at a preselected
address
– Common Flash Interface (CFI) data for configuration
information
Programming (1.5 Mbytes/s)
– 512-byte Page Programming buffer
– Quad-Input Page Programming (QPP) for slow clock
systems
Erase (0.5 Mbytes/s)
– Uniform 256-kbyte sectors
Cycling Endurance
– 100,000 Program-Erase Cycles, minimum
Data Retention
– 20 Year Data Retention, minimum
Security Features
One Time Program (OTP) array of 2048 bytes
Block Protection
– Status Register bits to control protection against program
or erase of a contiguous range of sectors.
– Hardware and software control options
– Advanced Sector Protection (ASP)
– Individual sector protection controlled by boot code or
password
Cypress
®
65 nm MirrorBit
®
Technology with Eclipse
Architecture
Core Supply Voltage: 2.7V to 3.6V
I/O Supply Voltage: 1.65V to 3.6V
Temperature Range / Grade:
– Industrial (40 °C to +85 °C)
– Industrial Plus (40 °C to +105 °C)
– Automotive, AEC-Q100 Grade 3 (40 °C to +85 °C)
– Automotive, AEC-Q100 Grade 2 (40 °C to +105 °C)
– Automotive, AEC-Q100 Grade 1 (40 °C to +125 °C)
Packages (all Pb-free)
– 16-lead SOIC (300 mils)
– BGA-24, 8
6 mm
– 5
5 ball (ZSA024) footprint
General Description
This document contains information for the S70FL01GS device, which is a dual die stack of two S25FL512S die. For detailed
specifications, refer to the discrete die datasheet provided in the
Affected Documents/Related Documents
table.
Affected Documents/Related Documents
Document Title
S25FL512S 512 Mbit (64 Mbyte) 3.0V SPI Flash Memory Datasheet
Publication Number
001-98284
Cypress Semiconductor Corporation
Document Number: 001-98295 Rev. *N
198 Champion Court
San Jose
,
CA 95134-1709
408-943-2600
Revised April 03, 2018

S70FL01GSDSBHMC13 Related Products

S70FL01GSDSBHMC13 S70FL01GSAGBHMC10 S70FL01GSAGBHMC13 S70FL01GSDSMFV013 S70FL01GSAGBHVC13 S70FL01GSDSBHBC13 S70FL01GSDSBHBC10 S70FL01GSAGBHVC10
Description NOR FlashNor NOR FlashNor NOR FlashNor NOR Flash IC 1 Gb FLASH MEMORY NOR FlashNor NOR FlashNor NOR FlashNor NOR FlashNor
Maker Cypress Semiconductor Cypress Semiconductor Cypress Semiconductor Cypress Semiconductor Cypress Semiconductor Cypress Semiconductor Cypress Semiconductor Cypress Semiconductor
Maximum operating temperature 125 °C + 125 C + 125 C + 105 C + 105 C + 105 C + 105 C + 105 C
Minimum operating temperature -40 °C - 40 C - 40 C - 40 C - 40 C - 40 C - 40 C - 40 C
organize 128MX8 128 M x 8 128 M x 8 128 M x 8 128 M x 8 128 M x 8 128 M x 8 128 M x 8
Product Category - NOR flash memory NOR flash memory NOR flash memory NOR flash memory NOR flash memory NOR flash memory NOR flash memory
Installation style - SMD/SMT SMD/SMT SMD/SMT SMD/SMT SMD/SMT SMD/SMT SMD/SMT
Package/box - BGA-24 BGA-24 SO-16 BGA-24 BGA-24 BGA-24 BGA-24
series - S70FL01GS S70FL01GS S70FL01GS S70FL01GS S70FL01GS S70FL01GS S70FL01GS
storage - 1 Gbit 1 Gbit 1 Gbit 1 Gbit 1 Gbit 1 Gbit 1 Gbit
maximum clock frequency - 133 MHz 133 MHz 80 MHz 133 MHz 80 MHz 80 MHz 133 MHz
Interface Type - SPI SPI SPI SPI SPI SPI SPI
Timing type - Synchronous Synchronous Synchronous Synchronous Synchronous Synchronous Synchronous
Data bus width - 8 bit 8 bit 8 bit 8 bit 8 bit 8 bit 8 bit
Supply voltage - min. - 2.7 V 2.7 V 2.7 V 2.7 V 2.7 V 2.7 V 2.7 V
Supply voltage - max. - 3.6 V 3.6 V 3.6 V 3.6 V 3.6 V 3.6 V 3.6 V
Supply current—max. - 200 mA 200 mA 200 mA 200 mA 200 mA 200 mA 200 mA
Encapsulation - Tray Reel Reel Reel Reel Tray Tray
speed - 133 MHz 133 MHz 80 MHz 133 MHz 80 MHz 80 MHz 133 MHz
Factory packaging quantity - 338 2500 1450 2500 2500 338 338
Help: Capacitive touch switch solution
Help with several capacitive touch switch solutions...
sudasj Analog electronics
About the data synchronization problem between SQL CE and SQL server
The SQL CE database is synchronized with the SQL server on the PC. The RDA provided by Microsoft is not easy to use. Each time the PULL method is executed, it is necessary to ensure that there is no c...
jerrytian Embedded System
EEWORLD University Hall----Using Altera FPGA to implement wide dynamic range image sensor pipeline and video analysis
Using Altera FPGA to implement wide dynamic range image sensor pipeline and video analysis : https://training.eeworld.com.cn/course/2077The combination of a new generation of wide dynamic range (WDR) ...
chenyy FPGA/CPLD
Who exactly is Xiao Shenyang vulgar?
Recently I saw that Americans are also paying attention to Xiao Shenyang. This is indeed a cross-international entertainment news. However, Xiao Shenyang was dubbed "the most vulgar Chinese". I couldn...
murray Talking
The list of winners of the third week of the ADI section theme event has been announced. Please follow the post to claim your prizes.
[size=5]Event details: [url=https://bbs.eeworld.com.cn/thread-453469-1-1.html]>>"This year has passed, I and ADI" [/url][/size] [size=5]Event time: From now until January 26 (the event will end in [co...
EEWORLD社区 ADI Reference Circuit
Any port generates a square wave with half duty cycle
As the title says, the chip is PIC126F526. Using assembly program, can I directly set the I/O to 0 or 1?...
小白求科普 MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1271  530  1737  1479  325  26  11  35  30  7 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号