Data Sheet
FEATURES
655 MHz Low Jitter Clock Generator
AD9540
APPLICATIONS
Clocking high performance data converters
Base station clocking applications
Network (SONET/SDH) clocking
Gigabit Ethernet (GbE) clocking
Instrumentation clocking circuits
Agile LO frequency synthesis
Automotive radar
FM chirp source for radar and scanning systems
Test and measurement equipment
Acousto-optic device drivers
Excellent intrinsic jitter performance
200 MHz phase frequency detector inputs
655 MHz programmable input dividers for the phase
frequency detector (÷M, ÷N) {M, N = 1 to 16} (bypassable)
Programmable RF divider (÷R) {R = 1, 2, 4, 8} (bypassable)
8 programmable phase/frequency profiles
400 MSPS internal DDS clock speed
48-bit frequency tuning word resolution
14-bit programmable phase offset
1.8 V supply for device operation
3.3 V supply for I/O, CML driver, and charge pump output
Software controlled power-down
48-lead LFCSP package
Programmable charge pump current (up to 4 mA)
Dual-mode PLL lock detect
655 MHz CML-mode PECL-compliant output driver
FUNCTIONAL BLOCK DIAGRAM
AVDD AGND DVDD DGND
CP_VDD
CP_RSET
CP
REF, AMP
REFIN
M DIVIDER
REFIN
N DIVIDER
SYNC_IN/STATUS
SYNC, PLL
LOCK
PHASE
FREQUENCY
DETECTOR
CHARGE
PUMP
CP_OUT
CLK2
CLK2
CLK1
DRV_RSET
CLK1
DIVIDER
1, 2, 4, 8
SCLK
SDI/O
SDO
CS
TIMING AND
CONTROL LOGIC
S2
S1
S0
SERIAL
CONTROL
PORT
CLK
DIVCLK
CML
OUT0
OUT0
AD9540
PHASE/
FREQUENCY
PROFILES
48
14
DDS
10
DAC
IOUT
IOUT
04947-001
DAC_RSET
Figure 1.
Rev. C
Document Feedback
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781.329.4700 ©2004–2018 Analog Devices, Inc. All rights reserved.
Technical Support
www.analog.com
Information furnished by Analog Devices is believed to be accurate and reliable. However, no
responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other
rights of third parties that may result from its use. Specifications subject to change without notice. No
license is granted by implication or otherwise under any patent or patent rights of Analog Devices.
Trademarks and registered trademarks are the property of their respective owners.
AD9540
TABLE OF CONTENTS
Features .............................................................................................. 1
Applications ....................................................................................... 1
Functional Block Diagram .............................................................. 1
Revision History ............................................................................... 2
Product Overview............................................................................. 3
Specifications..................................................................................... 4
Loop Measurement Conditions .................................................. 8
Absolute Maximum Ratings ............................................................ 9
ESD Caution .................................................................................. 9
Pin Configuration and Function Descriptions ........................... 10
Typical Performance Characteristics ........................................... 12
Typical Application Circuits.......................................................... 17
Application Circuit Descriptions ............................................. 18
Theory of Operation ...................................................................... 19
Data Sheet
PLL Circuitry .............................................................................. 19
CML Driver ................................................................................. 19
DDS and DAC............................................................................. 20
Modes of Operation ....................................................................... 21
Selectable Clock Frequencies and Selectable Edge Delay ..... 21
Synchronization Modes for Multiple Devices .............................. 21
Serial Port Operation ..................................................................... 22
Instruction Byte .......................................................................... 23
Serial Interface Port Pin Description ....................................... 23
MSB/LSB Transfers .................................................................... 23
Register Map and Description ...................................................... 24
Control Register Bit Descriptions ............................................ 27
Outline Dimensions ....................................................................... 32
Ordering Guide .......................................................................... 32
REVISION HISTORY
4/2018—Rev. B to Rev. C
Changes to Figure 3 ........................................................................ 10
Updated Outline Dimensions ....................................................... 32
Changes to Ordering Guide .......................................................... 32
9/2016—Rev. A to Rev. B
Change to Features ........................................................................... 1
Updated Outline Dimensions ....................................................... 32
Changes to Ordering Guide .......................................................... 32
2/2006—Rev. 0 to Rev. A
Changes to Features Section ............................................................1
Changes to Applications Section .....................................................1
Changes to Functional Block Diagram...........................................1
Changes to Table 1.............................................................................4
Changes to Typical Application Circuits Section ....................... 17
Updates to Ordering Guide ........................................................... 32
7/2004—Revision 0: Initial Version
Rev. C | Page 2 of 32
Data Sheet
PRODUCT OVERVIEW
The AD9540 is Analog Devices’ first dedicated clocking
product specifically designed to support the extremely stringent
clocking requirements of the highest performance data
converters. The device features high performance PLL (phase-
locked loop) circuitry, including a flexible 200 MHz phase
frequency detector and a digitally controlled charge pump
current. The device also provides a low jitter, 655 MHz CML-
mode, PECL-compliant output driver with programmable slew
rates. External VCO rates up to 2.7 GHz are supported.
AD9540
Extremely fine tuning resolution (steps less than 2.33 μHz) is
another feature supported by this device. Information is loaded
into the AD9540 via a serial I/O port that has a device write
speed of 25 Mbps. The AD9540 frequency divider block can
also be programmed to support a spread spectrum mode of
operation.
The AD9540 is specified to operate over the extended
automotive range of −40°C to +85°C.
Rev. C | Page 3 of 32
AD9540
SPECIFICATIONS
Data Sheet
AVDD = DVDD = 1.8 V ± 5%; DVDD_I/O = CP_VDD = 3.3 V ± 5% (@ T
A
= 25°C), DAC_R
SET
= 3.92 kΩ, CP_R
SET
= 3.09 kΩ,
DRV_R
SET
= 4.02 kΩ, unless otherwise noted.
Table 1.
Parameter
TOTAL SYSTEM JITTER AND PHASE NOISE FOR
105 MHz ADC CLOCK GENERATION CIRCUIT
Converter Limiting Jitter
1
Resultant Signal-to-Noise Ratio (SNR)
Phase Noise of Fundamental
@ 10 Hz Offset
@ 100 Hz Offset
@ 1 kHz Offset
@ 10 kHz Offset
@ 100 kHz Offset
≥1 MHz Offset
TOTAL SYSTEM PHASE NOISE FOR 210 MHz
ADC CLOCK GENERATION CIRCUIT
Phase Noise of Fundamental
@ 10 Hz Offset
@ 100 Hz Offset
@ 1 kHz Offset
@ 10 kHz Offset
@ 100 kHz Offset
@ 1 MHz Offset
TOTAL SYSTEM TIME JITTER FOR CLOCKS
155.52 MHz Clock
622.08 MHz Clock
RF DIVIDER/CML DRIVER EQUIVALENT
INTRINSIC TIME JITTER
F
IN
= 414.72 MHz, F
OUT
= 51.84 MHz
F
IN
= 1244.16 MHz, F
OUT
= 155.52 MHz
F
IN
= 2488.32 MHz, F
OUT
= 622.08 MHz
RF DIVIDER/CML DRIVER RESIDUAL PHASE NOISE
F
IN
= 81.92 MHz, F
OUT
= 10.24 MHz
@ 10 Hz
@ 100 Hz
@ 1 kHz
@ 10 kHz
@ 100 kHz
≥1 MHz
F
IN
= 983.04 MHz, F
OUT
= 122.88 MHz
@ 10 Hz
@ 100 Hz
@ 1 KHz
@ 10 kHz
@ 100 kHz
@ 1 MHz
>3 MHz
Min
Typ
Max
Unit
Test Conditions/Comments
720
59.07
80
92
101
110
147
153
f
S
rms
dB
dBc/Hz
dBc/Hz
dBc/Hz
dBc/Hz
dBc/Hz
dBc/Hz
79.2
86
95
105
144
151
581
188
dBc/Hz
dBc/Hz
dBc/Hz
dBc/Hz
dBc/Hz
dBc/Hz
f
S
rms
f
S
rms
12 kHz to 1.3 MHz bandwidth
12 kHz to 5 MHz bandwidth
136
101
108
f
S
rms
f
S
rms
f
S
rms
R = 8, BW = 12 kHz to 400 kHz
R = 8, BW = 12 kHz to 1.3 MHz
R = 4, BW = 12 kHz to 5 MHz
RF Divider R = 8
120
128
137
145
150
153
115
125
132
142
146
151
153
dBc/Hz
dBc/Hz
dBc/Hz
dBc/Hz
dBc/Hz
dBc/Hz
RF Divider R = 8
dBc/Hz
dBc/Hz
dBc/Hz
dBc/Hz
dBc/Hz
dBc/Hz
dBc/Hz
Rev. C | Page 4 of 32
Data Sheet
Parameter
F
IN
= 1966.08 MHz, F
OUT
= 491.52 MHz
@ 10 Hz
@ 100 Hz
@ 1 kHz
@ 10 kHz
@ 100 kHz
@ 1 MHz
>3 MHz
F
IN
= 2488 MHz, F
OUT
= 622 MHz
@ 10 Hz
@ 100 Hz
@ 1 kHz
@ 10 kHz
@ 100 kHz
@ 1 MHz
≥3 MHz
PHASE FREQUENCY DETECTOR/CHARGE PUMP
REFIN Input
Input Frequency
2
÷M Set to Divide by at Least 4
÷M Bypassed
Input Voltage Levels
Input Capacitance
Input Resistance
CLK2 Input
Input Frequency
÷N Set to Divide by at Least 4
÷N Bypassed
Input Voltage Levels
Input Capacitance
Input Resistance
Charge Pump Source/Sink Maximum Current
Charge Pump Source/Sink Accuracy
Charge Pump Source/Sink Matching
Charge Pump Output Compliance Range
3
STATUS Drive Strength
PHASE FREQUENCY DETECTOR NOISE FLOOR
@ 50 kHz PFD Frequency
@ 2 MHz PFD Frequency
@ 100 MHz PFD Frequency
@ 200 MHz PFD Frequency
RF DIVIDER (CLK1 ) INPUT SECTION (÷R)
RF Divider Input Range
Input Capacitance (DC)
Input Impedance (DC)
Input Duty Cycle
Input Power/Sensitivity
Input Voltage Level
Min
Typ
105
112
122
130
141
144
146
100
108
115
125
135
140
142
Max
Unit
dBc/Hz
dBc/Hz
dBc/Hz
dBc/Hz
dBc/Hz
dBc/Hz
dBc/Hz
RF Divider R = 4
dBc/Hz
dBc/Hz
dBc/Hz
dBc/Hz
dBc/Hz
dBc/Hz
dBc/Hz
AD9540
Test Conditions/Comments
RF Divider R = 4
200
450
1500
655
200
600
10
MHz
MHz
mV p-p
pF
Ω
200
450
1500
655
200
600
10
4
5
2
CP_VDD − 0.5
0.5
2
148
133
116
113
1
3
1500
50
MHz
MHz
mV p-p
pF
Ω
mA
%
%
V
mA
dBc/Hz
dBc/Hz
dBc/Hz
dBc/Hz
2700
MHz
pF
Ω
%
dBm
mV p-p
DDS SYSCLK not to
exceed 400 MSPS
42
−10
200
58
+4
1000
Single-ended, into a 50 Ω load
4
Rev. C | Page 5 of 32
京公网安备 11010802033920号
EEWORLD
