EEWORLDEEWORLDEEWORLD

Part Number

Search

530RA1404M00DGR

Description
LVPECL Output Clock Oscillator, 1404MHz Nom, ROHS COMPLIANT, SMD, 6 PIN
CategoryPassive components    oscillator   
File Size215KB,12 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance  
Download Datasheet Parametric View All

530RA1404M00DGR Overview

LVPECL Output Clock Oscillator, 1404MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530RA1404M00DGR Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
package instructionROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Codeunknown
Other featuresTAPE AND REEL
maximum descent time0.35 ns
Frequency Adjustment - MechanicalNO
frequency stability50%
JESD-609 codee4
Manufacturer's serial number530
Installation featuresSURFACE MOUNT
Nominal operating frequency1404 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeLVPECL
physical size7.0mm x 5.0mm x 1.85mm
longest rise time0.35 ns
Maximum supply voltage2.75 V
Minimum supply voltage2.25 V
Nominal supply voltage2.5 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Gold (Ni/Au)
Base Number Matches1
S i 5 3 0 / 5 31
R
EVISION
D
C
R Y S TA L
O
S C I L L A T O R
(XO)
(10 M H
Z T O
1.4 G H
Z
)
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
NC
OE
GND
1
2
3
6
5
4
V
DD
Description
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry
to provide a low jitter clock at high frequencies. The Si530/531 is available
with any-rate output frequency from 10 to 945 MHz and select frequencies to
1400 MHz. Unlike a traditional XO, where a different crystal is required for
each output frequency, the Si530/531 uses one fixed crystal to provide a
wide range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In addition,
DSPLL clock synthesis provides superior supply noise rejection, simplifying
the task of generating low jitter clocks in noisy environments typically found in
communication systems. The Si530/531 IC based XO is factory configurable
for a wide variety of user specifications including frequency, supply voltage,
output format, and temperature stability. Specific configurations are factory
programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
®
CLK–
CLK+
Si530 (LVDS/LVPECL/CML)
OE
NC
GND
1
2
3
6
5
4
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
CLK
Si530 (CMOS)
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
OE
NC
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Si531 (LVDS/LVPECL/CML)
OE
GND
Rev. 1.1 6/07
Copyright © 2007 by Silicon Laboratories
Si530/531
The name is fine in WinCE, but there is an extra ~1 at the end in DOS, so it is not a long file name.
This is a problem I encountered under wince. The file name under windows 2000 is NK.bin. After I uploaded it to the development board, because the development board is booted with DOS, Dir, I found th...
wanglinwwy Embedded System
How to write SQL SEVER snapshot file network path in SQL CE connection configuration
When setting the NTFS network path in Confiure connectvity support in IIS of SQL CE 2.0, the wizard gives a prompt "For example:\\Computername\snapshot_folder_share". How should I enter the path? Expe...
hahahuhu Embedded System
NBA Trash Talk King Classic Quotes
1. Larry Bird: 1. Bird has won the three-point contest three times. Every time he walked into the locker room and saw his opponent, he would ask disdainfully: "How is it, have you discussed it? Who wi...
heningbo Talking
How does the short-circuit load detection circuit work?
This circuit is a load removal detection circuit in TI's reference design. When the positive and negative poles of the battery PACK are short-circuited, the discharge MOS of the PACK will be turned of...
飞鸿浩劫 Analog electronics
Paid help
Graduation project simulation, graduation project topic, laser ranging system design based on tdc chip, now looking for simulation, only need to simulate the APD preamplifier and main amplifier, paid ...
bai666 Analog electronics
[Ask TI] Do you value Chinese manuals for various chips in the Chinese market?
English manuals are often very confusing when designing. We have to use Google to translate them, but the translations are messy. Therefore, those of us who have not learned English well have to take ...
机动哥 TI Technology Forum

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1846  351  2490  1440  1187  38  8  51  29  24 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号