EEWORLDEEWORLDEEWORLD

Part Number

Search

ICS8430S07I

Description
Clock Generator for Cavium Processors
File Size783KB,26 Pages
ManufacturerIDT (Integrated Device Technology, Inc.)
Websitehttp://www.idt.com/
Download Datasheet Compare View All

ICS8430S07I Overview

Clock Generator for Cavium Processors

Clock Generator for Cavium Processors
ICS8430S07I
DATA SHEET
General Description
The ICS8430S07I is a PLL-based clock generator
specifically designed for Cavium Networks SoC
HiPerClockS™
processors. This high performance device is optimized
to generate the processor core reference clock, the
DDR reference clocks, the PCI/PCI-X bus clocks, and
the clocks for both the Gigabit Ethernet MAC and PHY. The clock
generator offers ultra low-jitter, low-skew clock outputs, and edge
rates that easily meet the input requirements for the
CN3005/CN3010/CN3020 processors. The output frequencies are
generated from a 25MHz external input source or an external 25MHz
parallel resonant crystal. The extended temperature range of the
ICS8430S07I supports telecommunication, networking, and storage
requirements.
Features
One selectable differential LVPECL output pair for DDR
533/400/667
Six LVCMOS/ LVTTL outputs, 15Ω typical output impedance
- One selectable core clock for the processor
- One selectable clock for the PCI/ PCI-X bus
- One 125MHz clock reference for GbE MAC
- Three 25MHz clock references for GbE PHY
Selectable external crystal or differential (single-ended) input
source
Crystal oscillator interface designed for 25MHz, parallel resonant
crystal
Differential input pair (CLK, nCLK) accepts LVPECL, LVDS,
LVHSTL, SSTL, HCSL input levels
Internal resistor bias on nCLK pin allows the user to drive CLK
input with external single-ended (LVCMOS/ LVTTL) input levels
RMS phase jitter @ 125MHz, using a 25MHz crystal
(1.875MHz - 20MHz): 0.78ps (typical), QD output
Output supply:
LVPECL
– 3.3V Core
LVCMOS
– Core/Output
3.3V/3.3V
3.3V/2.5V
-40°C to 85°C ambient operating temperature
Available in lead-free (RoHS 6) package
ICS
Applications
Systems using CN30XX MIPS64 Broadband Processors
Networking, control and storage equipment, including routers,
switches, application-aware gateways, triple-play gateways,
WLAN and 3G/4G access and aggregation devices, storage
arrays, storage networking equipment, servers, and intelligent
NICs
802.11 a/b/g/n wireless for home data and multi-media distribution
QoS for high quality Voice, Video, and Data Service
Next-generation PON, VDSL2, and Cable Networks
High-performance NAS
Audio/Video Storage and Distribution
Consumer Space Media Server
V
DDO_REF
QREF0
QREF1
QREF2
V
DDO_REF
GND
32 31 30 29 28 27 26 25
V
DD
nPLL_SEL
XTAL_IN
XTAL_ OUT
nXTAL
_SEL
CLK
nCLK
GND
1
2
3
4
5
6
7
8
9
10 11 12 13 14 15 16
24
V
DDO_C
QC
ICS8430S07I
32- Lead VFQFN
5mm x 5mm x 0.925mm
package body
K Package
Top View
QD
V
DDO_D
23
22
Pin Assignment
CORE
_SEL
21 GND
20
19
18
GND
MR/ nOE_ REF
QB
17 V
DDO_B
DDR_SEL1
DDR_SEL0
PCI_SEL1
nQA
QA
ICS8430S07AKI REVISION A SEPTEMBER 3, 2009
1
PCI_SEL0
©2009 Integrated Device Technology, Inc.
V
DDA
V
DD

ICS8430S07I Related Products

ICS8430S07I 8430S07AKILF
Description Clock Generator for Cavium Processors Clock Generator for Cavium Processors
Photoelectric Roll Angle Measuring Instrument Based on FPGA/MCU
[size=5][/size] [size=5] [/size] [size=5][/size]...
Jacktang Microcontroller MCU
I was so lucky! I got a 10.4-inch LCD screen from a scrap collector.
The model is NL6448AC33-18Kand I want to try it out. Does anyone have a PDF manual?...
蛋骗鸡 stm32/stm8
Squeeze your oscilloscope dry - Part 3 (repost)
The following is from the blog of The More You Test, the Happier You Are. The original address is as follows: [url=http://forum.eet-cn.com/BLOG_ARTICLE_2965.HTM]http://forum.eet-cn.com/BLOG_ARTICLE_29...
wangjiafu1985 Test/Measurement
You have chosen the topic for the competition... (Let's discuss it together)
[i=s]This post was last edited by paulhyde on 2014-9-15 08:58[/i] Looking at these questions... I'm still not sure which one to choose... (It's easier to do the ones from higher vocational colleges)...
shifanno1 Electronics Design Contest
Communication between arm and DSP
I am using omapl138, arm is using sysbois 6 system, dsp is using dspbios Version 5, how can the two communicate?...
georon DSP and ARM Processors
SDRAM Refresh Operation
[font=Tahoma,]For SDRAM refresh operation, the manual says 64ms/8192 lines. Does it mean that a refresh request is generated every 64ms/8192? Wouldn't this be a bit inefficient? Or is it enough to gen...
火箭_1991 FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 54  2592  589  933  872  2  53  12  19  18 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号