5962-9562405HYX datasheet, PDF

Datasheet> All Categories > storage> storage> 5962-9562405HYX

5962-9562405HYX: DescriptionCache SRAM Module, 2MX8, 55ns, CMOS, CQFP68, 1.560 X 1.560 INCH, 0.140 INCH HEIGHT, CERAMIC, QFP-68; Categorystorage storage; File Size517KB，8 Pages; ManufacturerCobham Semiconductor Solutions

Download Datasheet Parametric Compare View All

5962-9562405HYX Overview

Cache SRAM Module, 2MX8, 55ns, CMOS, CQFP68, 1.560 X 1.560 INCH, 0.140 INCH HEIGHT, CERAMIC, QFP-68

5962-9562405HYX Parametric

Parameter Name	Attribute value
Maker	Cobham Semiconductor Solutions
Parts packaging code	QFP
package instruction	QFF,
Contacts	68
Reach Compliance Code	unknown
ECCN code	3A001.A.2.C
Maximum access time	55 ns
Other features	USER CONFIGURABLE AS 512K X 32 OR 1M X 16
JESD-30 code	S-CQFP-F68
memory density	16777216 bit
Memory IC Type	CACHE SRAM MODULE
memory width	8
Number of functions	1
Number of terminals	68
word count	2097152 words
character code	2000000
Operating mode	ASYNCHRONOUS
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
organize	2MX8
Package body material	CERAMIC, METAL-SEALED COFIRED
encapsulated code	QFF
Package shape	SQUARE
Package form	FLATPACK
Parallel/Serial	PARALLEL
Certification status	Not Qualified
Maximum seat height	3.556 mm
Maximum supply voltage (Vsup)	5.5 V
Minimum supply voltage (Vsup)	4.5 V
Nominal supply voltage (Vsup)	5 V
surface mount	YES
technology	CMOS
Temperature level	MILITARY
Terminal form	FLAT
Terminal pitch	1.27 mm
Terminal location	QUAD
Base Number Matches	1

Preview

Download Datasheet

View All

5962-9562405HYX Related Products

	5962-9562405HYX	5962-9562407HYC	5962-9562405HYC	5962-9562409HYC	5962-9562408HYC	5962-9562410HXX	5962-9562406HYC	5962-9562408HYX	5962-9562406HYX
Description	Cache SRAM Module, 2MX8, 55ns, CMOS, CQFP68, 1.560 X 1.560 INCH, 0.140 INCH HEIGHT, CERAMIC, QFP-68	Cache SRAM Module, 2MX8, 35ns, CMOS, CQFP68, 1.560 X 1.560 INCH, 0.140 INCH HEIGHT, CERAMIC, QFP-68	Cache SRAM Module, 2MX8, 55ns, CMOS, CQFP68, 1.560 X 1.560 INCH, 0.140 INCH HEIGHT, CERAMIC, QFP-68	Cache SRAM Module, 2MX8, 20ns, CMOS, CQFP68, 1.560 X 1.560 INCH, 0.140 INCH HEIGHT, CERAMIC, QFP-68	Cache SRAM Module, 2MX8, 25ns, CMOS, CQFP68, 1.560 X 1.560 INCH, 0.140 INCH HEIGHT, CERAMIC, QFP-68	Cache SRAM Module, 2MX8, 17ns, CMOS, CQFP68, 1.560 X 1.560 INCH, 0.140 INCH HEIGHT, CERAMIC, QFP-68	Cache SRAM Module, 2MX8, 45ns, CMOS, CQFP68, 1.560 X 1.560 INCH, 0.140 INCH HEIGHT, CERAMIC, QFP-68	Cache SRAM Module, 2MX8, 25ns, CMOS, CQFP68, 1.560 X 1.560 INCH, 0.140 INCH HEIGHT, CERAMIC, QFP-68	Cache SRAM Module, 2MX8, 45ns, CMOS, CQFP68, 1.560 X 1.560 INCH, 0.140 INCH HEIGHT, CERAMIC, QFP-68
Maker	Cobham Semiconductor Solutions	Cobham Semiconductor Solutions	Cobham Semiconductor Solutions	Cobham Semiconductor Solutions	Cobham Semiconductor Solutions	Cobham Semiconductor Solutions	Cobham Semiconductor Solutions	Cobham Semiconductor Solutions	Cobham Semiconductor Solutions
Parts packaging code	QFP	QFP	QFP	QFP	QFP	QFP	QFP	QFP	QFP
package instruction	QFF,	QFF,	QFF,	QFF,	QFF,	QFF,	QFF,	QFF,	QFF,
Contacts	68	68	68	68	68	68	68	68	68
Reach Compliance Code	unknown	unknown	unknown	unknown	unknown	unknown	unknown	unknown	unknown
ECCN code	3A001.A.2.C	3A001.A.2.C	3A001.A.2.C	3A001.A.2.C	3A001.A.2.C	3A001.A.2.C	3A001.A.2.C	3A001.A.2.C	3A001.A.2.C
Maximum access time	55 ns	35 ns	55 ns	20 ns	25 ns	17 ns	45 ns	25 ns	45 ns
Other features	USER CONFIGURABLE AS 512K X 32 OR 1M X 16	USER CONFIGURABLE AS 512K X 32 OR 1M X 16	USER CONFIGURABLE AS 512K X 32 OR 1M X 16	USER CONFIGURABLE AS 512K X 32 OR 1M X 16	USER CONFIGURABLE AS 512K X 32 OR 1M X 16	USER CONFIGURABLE AS 512K X 32 OR 1M X 16	USER CONFIGURABLE AS 512K X 32 OR 1M X 16	USER CONFIGURABLE AS 512K X 32 OR 1M X 16	USER CONFIGURABLE AS 512K X 32 OR 1M X 16
JESD-30 code	S-CQFP-F68	S-CQFP-F68	S-CQFP-F68	S-CQFP-F68	S-CQFP-F68	S-CQFP-F68	S-CQFP-F68	S-CQFP-F68	S-CQFP-F68
memory density	16777216 bit	16777216 bit	16777216 bit	16777216 bit	16777216 bit	16777216 bit	16777216 bit	16777216 bit	16777216 bit
Memory IC Type	CACHE SRAM MODULE	CACHE SRAM MODULE	CACHE SRAM MODULE	CACHE SRAM MODULE	CACHE SRAM MODULE	CACHE SRAM MODULE	CACHE SRAM MODULE	CACHE SRAM MODULE	CACHE SRAM MODULE
memory width	8	8	8	8	8	8	8	8	8
Number of functions	1	1	1	1	1	1	1	1	1
Number of terminals	68	68	68	68	68	68	68	68	68
word count	2097152 words	2097152 words	2097152 words	2097152 words	2097152 words	2097152 words	2097152 words	2097152 words	2097152 words
character code	2000000	2000000	2000000	2000000	2000000	2000000	2000000	2000000	2000000
Operating mode	ASYNCHRONOUS	ASYNCHRONOUS	ASYNCHRONOUS	ASYNCHRONOUS	ASYNCHRONOUS	ASYNCHRONOUS	ASYNCHRONOUS	ASYNCHRONOUS	ASYNCHRONOUS
Maximum operating temperature	125 °C	125 °C	125 °C	125 °C	125 °C	125 °C	125 °C	125 °C	125 °C
Minimum operating temperature	-55 °C	-55 °C	-55 °C	-55 °C	-55 °C	-55 °C	-55 °C	-55 °C	-55 °C
organize	2MX8	2MX8	2MX8	2MX8	2MX8	2MX8	2MX8	2MX8	2MX8
Package body material	CERAMIC, METAL-SEALED COFIRED	CERAMIC, METAL-SEALED COFIRED	CERAMIC, METAL-SEALED COFIRED	CERAMIC, METAL-SEALED COFIRED	CERAMIC, METAL-SEALED COFIRED	CERAMIC, METAL-SEALED COFIRED	CERAMIC, METAL-SEALED COFIRED	CERAMIC, METAL-SEALED COFIRED	CERAMIC, METAL-SEALED COFIRED
encapsulated code	QFF	QFF	QFF	QFF	QFF	QFF	QFF	QFF	QFF
Package shape	SQUARE	SQUARE	SQUARE	SQUARE	SQUARE	SQUARE	SQUARE	SQUARE	SQUARE
Package form	FLATPACK	FLATPACK	FLATPACK	FLATPACK	FLATPACK	FLATPACK	FLATPACK	FLATPACK	FLATPACK
Parallel/Serial	PARALLEL	PARALLEL	PARALLEL	PARALLEL	PARALLEL	PARALLEL	PARALLEL	PARALLEL	PARALLEL
Certification status	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified
Maximum seat height	3.556 mm	3.556 mm	3.556 mm	3.556 mm	3.556 mm	3.556 mm	3.556 mm	3.556 mm	3.556 mm
Maximum supply voltage (Vsup)	5.5 V	5.5 V	5.5 V	5.5 V	5.5 V	5.5 V	5.5 V	5.5 V	5.5 V
Minimum supply voltage (Vsup)	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V
Nominal supply voltage (Vsup)	5 V	5 V	5 V	5 V	5 V	5 V	5 V	5 V	5 V
surface mount	YES	YES	YES	YES	YES	YES	YES	YES	YES
technology	CMOS	CMOS	CMOS	CMOS	CMOS	CMOS	CMOS	CMOS	CMOS
Temperature level	MILITARY	MILITARY	MILITARY	MILITARY	MILITARY	MILITARY	MILITARY	MILITARY	MILITARY
Terminal form	FLAT	FLAT	FLAT	FLAT	FLAT	FLAT	FLAT	FLAT	FLAT
Terminal pitch	1.27 mm	1.27 mm	1.27 mm	1.27 mm	1.27 mm	1.27 mm	1.27 mm	1.27 mm	1.27 mm
Terminal location	QUAD	QUAD	QUAD	QUAD	QUAD	QUAD	QUAD	QUAD	QUAD
Base Number Matches	1	1	1	1	1	1	-	-	-
JESD-609 code	-	e4	e4	e4	e4	-	e4	-	-
Terminal surface	-	GOLD	GOLD	GOLD	GOLD	-	GOLD	-	-

Recommended Resources

Possible causes of unexplained device failure

Floor small pumping automatic control circuit

Nickel-cadmium battery charging IC (S1633A) circuit

Photosensitive buzzer circuit

DD17 single-phase jump-in electricity meter wiring

Nickel-cadmium battery charger using solar cells

Ad-free, green version of speech synthesis software: Download...; xunke Download Centre

[Transfer] DIY an awesome battery box: First, here are the effect picturesFirst, find some 18650 batteriesThen use these small iron rings to make the positive and negative poles of the battery box. The washers on the screws can be used as ...; eric_wang Creative Market

WINCE4.2 installation error, please help!: An error occurred during the installation of WINCE4.2. The error message is as follows: Error 21337. Setup encountered problems installing some critical emulation components. You may continue the inst...; 小飞龙 Embedded System

Verilog failed to write frequency counter FPGA (cyclone4) development board experience 05: It is not right to not learn HDL language after getting an FPGA board. I looked at the Verilog tutorial and felt that it was too empty to just read it. I might as well do something. So I decided to ma...; astwyg FPGA/CPLD

stm32 learning (3)--GPIO: The IO ports of STM32 can be configured into 8 modes by software: 1. Input floating 2. Input pull-up 3. Input pull-down 4. Analog input 5. Open-drain output 6. Push-pull output 7. Push-pull multiplexi...; tzzhuang stm32/stm8

SDRAM controller: I want to know how to implement the arbitration code in the command of the sdram controller code segment? The code segment is as follows: // set command_delay shift register and command_done flag // T...; 小霍 FPGA/CPLD

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components