EEWORLDEEWORLDEEWORLD

Part Number

Search

ASM5I2305A-1H-08-TR

Description
PLL Based Clock Driver, 2305 Series, 4 True Output(s), 0 Inverted Output(s), CMOS, PDSO8, 4.40 MM, TSSOP-8
Categorylogic    logic   
File Size152KB,14 Pages
ManufacturerALSC [Alliance Semiconductor Corporation]
Download Datasheet Parametric Compare View All

ASM5I2305A-1H-08-TR Overview

PLL Based Clock Driver, 2305 Series, 4 True Output(s), 0 Inverted Output(s), CMOS, PDSO8, 4.40 MM, TSSOP-8

ASM5I2305A-1H-08-TR Parametric

Parameter NameAttribute value
Is it Rohs certified?incompatible
Parts packaging codeSOIC
package instructionTSSOP, TSSOP8,.25
Contacts8
Reach Compliance Codeunknown
series2305
Input adjustmentSTANDARD
JESD-30 codeR-PDSO-G8
JESD-609 codee0
length4.4 mm
Logic integrated circuit typePLL BASED CLOCK DRIVER
MaximumI(ol)0.012 A
Number of functions1
Number of inverted outputs
Number of terminals8
Actual output times4
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Output characteristics3-STATE
Package body materialPLASTIC/EPOXY
encapsulated codeTSSOP
Encapsulate equivalent codeTSSOP8,.25
Package shapeRECTANGULAR
Package formSMALL OUTLINE, THIN PROFILE, SHRINK PITCH
Peak Reflow Temperature (Celsius)NOT SPECIFIED
power supply3.3 V
propagation delay (tpd)0.35 ns
Certification statusNot Qualified
Same Edge Skew-Max(tskwd)0.25 ns
Maximum seat height1.1 mm
Maximum supply voltage (Vsup)3.6 V
Minimum supply voltage (Vsup)3 V
Nominal supply voltage (Vsup)3.3 V
surface mountYES
technologyCMOS
Temperature levelINDUSTRIAL
Terminal surfaceTin/Lead (Sn/Pb)
Terminal formGULL WING
Terminal pitch0.65 mm
Terminal locationDUAL
Maximum time at peak reflow temperatureNOT SPECIFIED
width3 mm
minfmax133 MHz
Base Number Matches1
August 2004
rev 2.0
3.3V Zero Delay Buffer
General Features
10 MHz to 133- MHz operating range, compatible
with CPU and PCI bus frequencies.
Zero input - output propagation delay.
Multiple low-skew outputs.
Output-output skew less than 250 ps.
Device-device skew less than 700 ps.
One input drives 9 outputs, grouped as 4 + 4
+ 1 (ASM5P2309A).
One input drives 5 outputs (ASM5P2305A).
®
ASMP5P2309A
ASMP5P2305A
133- MHz frequencies, and has higher drive than the -1
devices. All parts have on-chip PLL’s
that lock to an input
clock on the REF pin. The PLL feedback is on-chip and is
obtained from the CLKOUT pad.
The ASM5P2309A has two banks of four outputs each,
which can be controlled by the Select inputs as shown in
the Select Input Decoding Table. If all the output clocks are
not required, Bank B can be three-stated. The select input
also allows the input clock to be directly applied to the
outputs for chip and system testing purposes.
Multiple ASM5P2309A and ASM5P2305A devices can
accept the same input clock and distribute it. In this case
the skew between the outputs of the two devices is
guaranteed to be less than 700ps.
All outputs have less than 200 ps of cycle-to-cycle jitter.
0.35µ
CMOS
The input and output propagation delay is guaranteed to be
less than 250 ps, and the output to output skew is
guaranteed to be less than 250ps.
The ASM5P2309A and the ASM5P2305A are available in
two different configurations, as shown in the ordering
information table. The ASM5P23XXA-1 is the base part.
The ASM5P23XXA-1H is the high drive version of the -1
and its rise and fall times are much faster than -1 part.
packages
Less than 200 ps cycle-to-cycle jitter is compatible
with Pentium based systems.
Test Mode to bypass PLL (ASM5P2309A only,
refer Select Input Decoding Table).
Available in 16-pin, 150-mil SOIC, 4.4 mm
TSSOP,
and
150-mil
SSOP
(ASM5P2309A) or in 8-pin, 150- mil SOIC
package (ASM5P2305A).
3.3V
operation,
advanced
technology.
Functional Description
ASM5P2309A is a versatile, 3.3V zero-delay buffer
designed to distribute high-speed clocks. It accepts one
reference input and drives out nine low-skew clocks. It is
available in a 16-pin package. The ASM5P2305A is the
eight-pin version of the ASM5P2309A. It accepts one
reference input and drives out five low-skew clocks.
The -1H version of the ASM5P23XXA operates at up to
Block Diagram
REF
PLL
CLKOUT
REF
CLK1
PLL
MUX
CLKOUT
CLKA1
CLKA2
CLK2
CLK3
CLK4
S2
Select Input
Decoding
S1
CLKA3
CLKA4
CLKB1
CLKB2
CLKB3
CLKB4
ASM5P2305A
ASM5P2309A
Alliance Semiconductor
2575, Augustine Drive
Santa Clara, CA
Tel: 408.855.4900
Fax: 408.855.4999
www.alsc.com
Notice: The information in this document is subject to change without notice.

ASM5I2305A-1H-08-TR Related Products

ASM5I2305A-1H-08-TR ASM5I2309A-1-16-SR ASM5P2309A-1-16-SR ASM5P2309A-1-16-TT ASM5P2305A-1H-08-SR ASM5P2305A-1-08-SR ASM5P2305A-1H-08-TR ASM5P2305A-1H-08-ST ASM5P2309A-1H-16-SR ASM5I2309A-1H-16-TT
Description PLL Based Clock Driver, 2305 Series, 4 True Output(s), 0 Inverted Output(s), CMOS, PDSO8, 4.40 MM, TSSOP-8 PLL Based Clock Driver, 2309 Series, 8 True Output(s), 0 Inverted Output(s), CMOS, PDSO16, 0.150 INCH, SOIC-16 PLL Based Clock Driver, 2309 Series, 8 True Output(s), 0 Inverted Output(s), CMOS, PDSO16, 0.150 INCH, SOIC-16 PLL Based Clock Driver, 2309 Series, 8 True Output(s), 0 Inverted Output(s), CMOS, PDSO16, 4.40 MM, TSSOP-16 PLL Based Clock Driver, 2305 Series, 4 True Output(s), 0 Inverted Output(s), CMOS, PDSO8, 0.150 INCH, SOIC-8 PLL Based Clock Driver, 2305 Series, 4 True Output(s), 0 Inverted Output(s), CMOS, PDSO8, 0.150 INCH, SOIC-8 PLL Based Clock Driver, 2305 Series, 4 True Output(s), 0 Inverted Output(s), CMOS, PDSO8, 4.40 MM, TSSOP-8 PLL Based Clock Driver, 2305 Series, 4 True Output(s), 0 Inverted Output(s), CMOS, PDSO8, 0.150 INCH, SOIC-8 PLL Based Clock Driver, 2309 Series, 8 True Output(s), 0 Inverted Output(s), CMOS, PDSO16, 0.150 INCH, SOIC-16 PLL Based Clock Driver, 2309 Series, 8 True Output(s), 0 Inverted Output(s), CMOS, PDSO16, 4.40 MM, TSSOP-16
Is it Rohs certified? incompatible incompatible incompatible incompatible incompatible incompatible incompatible incompatible incompatible incompatible
Parts packaging code SOIC SOIC SOIC TSSOP SOIC SOIC SOIC SOIC SOIC TSSOP
package instruction TSSOP, TSSOP8,.25 SOP, SOP16,.25 SOP, SOP16,.25 TSSOP, TSSOP16,.25 SOP, SOP8,.25 SOP, SOP8,.25 TSSOP, TSSOP8,.25 SOP, SOP8,.25 SOP, SOP16,.25 TSSOP, TSSOP16,.25
Contacts 8 16 16 16 8 8 8 8 16 16
Reach Compliance Code unknown unknown unknown unknown unknown unknown unknown unknown unknown unknown
series 2305 2309 2309 2309 2305 2305 2305 2305 2309 2309
Input adjustment STANDARD STANDARD STANDARD STANDARD STANDARD STANDARD STANDARD STANDARD STANDARD STANDARD
JESD-30 code R-PDSO-G8 R-PDSO-G16 R-PDSO-G16 R-PDSO-G16 R-PDSO-G8 R-PDSO-G8 R-PDSO-G8 R-PDSO-G8 R-PDSO-G16 R-PDSO-G16
JESD-609 code e0 e0 e0 e0 e0 e0 e0 e0 e0 e0
length 4.4 mm 9.905 mm 9.905 mm 5 mm 4.9 mm 4.9 mm 4.4 mm 4.9 mm 9.905 mm 5 mm
Logic integrated circuit type PLL BASED CLOCK DRIVER PLL BASED CLOCK DRIVER PLL BASED CLOCK DRIVER PLL BASED CLOCK DRIVER PLL BASED CLOCK DRIVER PLL BASED CLOCK DRIVER PLL BASED CLOCK DRIVER PLL BASED CLOCK DRIVER PLL BASED CLOCK DRIVER PLL BASED CLOCK DRIVER
MaximumI(ol) 0.012 A 0.008 A 0.008 A 0.008 A 0.012 A 0.008 A 0.012 A 0.012 A 0.012 A 0.012 A
Number of functions 1 1 1 1 1 1 1 1 1 1
Number of terminals 8 16 16 16 8 8 8 8 16 16
Actual output times 4 8 8 8 4 4 4 4 8 8
Maximum operating temperature 85 °C 85 °C 70 °C 70 °C 70 °C 70 °C 70 °C 70 °C 70 °C 85 °C
Output characteristics 3-STATE 3-STATE 3-STATE 3-STATE 3-STATE 3-STATE 3-STATE 3-STATE 3-STATE 3-STATE
Package body material PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY
encapsulated code TSSOP SOP SOP TSSOP SOP SOP TSSOP SOP SOP TSSOP
Encapsulate equivalent code TSSOP8,.25 SOP16,.25 SOP16,.25 TSSOP16,.25 SOP8,.25 SOP8,.25 TSSOP8,.25 SOP8,.25 SOP16,.25 TSSOP16,.25
Package shape RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR
Package form SMALL OUTLINE, THIN PROFILE, SHRINK PITCH SMALL OUTLINE SMALL OUTLINE SMALL OUTLINE, THIN PROFILE, SHRINK PITCH SMALL OUTLINE SMALL OUTLINE SMALL OUTLINE, THIN PROFILE, SHRINK PITCH SMALL OUTLINE SMALL OUTLINE SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
Peak Reflow Temperature (Celsius) NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED
power supply 3.3 V 3.3 V 3.3 V 3.3 V 3.3 V 3.3 V 3.3 V 3.3 V 3.3 V 3.3 V
propagation delay (tpd) 0.35 ns 0.35 ns 0.35 ns 0.35 ns 0.35 ns 0.35 ns 0.35 ns 0.35 ns 0.35 ns 0.35 ns
Certification status Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified
Same Edge Skew-Max(tskwd) 0.25 ns 0.25 ns 0.25 ns 0.25 ns 0.25 ns 0.25 ns 0.25 ns 0.25 ns 0.25 ns 0.25 ns
Maximum seat height 1.1 mm 1.75 mm 1.75 mm 1.1 mm 1.75 mm 1.75 mm 1.1 mm 1.75 mm 1.75 mm 1.1 mm
Maximum supply voltage (Vsup) 3.6 V 3.6 V 3.6 V 3.6 V 3.6 V 3.6 V 3.6 V 3.6 V 3.6 V 3.6 V
Minimum supply voltage (Vsup) 3 V 3 V 3 V 3 V 3 V 3 V 3 V 3 V 3 V 3 V
Nominal supply voltage (Vsup) 3.3 V 3.3 V 3.3 V 3.3 V 3.3 V 3.3 V 3.3 V 3.3 V 3.3 V 3.3 V
surface mount YES YES YES YES YES YES YES YES YES YES
technology CMOS CMOS CMOS CMOS CMOS CMOS CMOS CMOS CMOS CMOS
Temperature level INDUSTRIAL INDUSTRIAL COMMERCIAL COMMERCIAL COMMERCIAL COMMERCIAL COMMERCIAL COMMERCIAL COMMERCIAL INDUSTRIAL
Terminal surface Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb)
Terminal form GULL WING GULL WING GULL WING GULL WING GULL WING GULL WING GULL WING GULL WING GULL WING GULL WING
Terminal pitch 0.65 mm 1.27 mm 1.27 mm 0.65 mm 1.27 mm 1.27 mm 0.65 mm 1.27 mm 1.27 mm 0.65 mm
Terminal location DUAL DUAL DUAL DUAL DUAL DUAL DUAL DUAL DUAL DUAL
Maximum time at peak reflow temperature NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED
width 3 mm 3.9 mm 3.9 mm 4.4 mm 3.9116 mm 3.9116 mm 3 mm 3.9116 mm 3.9 mm 4.4 mm
minfmax 133 MHz 133 MHz 133 MHz 133 MHz 133 MHz 133 MHz 133 MHz 133 MHz 133 MHz 133 MHz
Base Number Matches 1 1 1 1 1 1 1 1 1 1
I want a 4-layer PCB for study.
I have only been in contact with circuits for a short time. I want to find a 4-layer PCB board to see how others design multi-layer boards. Thank you everyone...
曹伟1993 PCB Design
2010 EEWORLD Person of the Year Selection Results Announced
The results of the 2010 EEWORLD Person of the Year selection have been announced. First of all, I would like to thank everyone for their support of EEWORLD 's work over the past year, thank the selfle...
EEWORLD社区 Suggestions & Announcements
The cc2430 circuit board cannot run the 2006 protocol stack. Is there something wrong with the Mac?
I would like to ask everyone:I designed a cc2430 circuit board with no peripheral devices, which is basically the same as Wireless Dragon's early products.When I downloaded the 2006 protocol stack, th...
yang_kuiwu RF/Wirelessly
Ask a SQL Server subscription and publishing question
I want to create a publication on my PC and then use SQL CE to subscribe to it. Do I need to set different login names for creating the publication and subscribing to the publication? How do I set it?...
zqrain Embedded System
rtos's story on Mars (reprinted)
[align=left][font=宋体][size=2]When the Spirit and Opportunity landed on Mars and stirred up a new wave of Mars fever, I found this article I translated last year to read the episode of that year. Since...
jorya_txj Embedded System
Analog Devices is recruiting analog application engineers in Beijing
Requirements: Bachelor degree or above (Master's degree preferred), more than 2 years of analog circuit design experience, interest in technology, good English and electronics foundation (top 10 engin...
mengxqq Recruitment

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 575  2857  45  1435  2078  12  58  1  29  42 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号