74LVX161284MEA datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Analog mixed-signal IC> Drivers and interfaces> 74LVX161284MEA

74LVX161284MEA: Description17 LINE TRANSCEIVER, PDSO48; CategoryAnalog mixed-signal IC Drivers and interfaces; File Size114KB，11 Pages; ManufacturerFairchild; Websitehttp://www.fairchildsemi.com/; Environmental Compliance; Related ProductsFound20parts with similar functions to 74LVX161284MEA

Download Datasheet Parametric Compare View All

74LVX161284MEA Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	74LVX161284MEA	-	-	View	Buy Now

74LVX161284MEA Overview

17 LINE TRANSCEIVER, PDSO48

74LVX161284MEA Parametric

Parameter Name	Attribute value
Brand Name	Fairchild Semiconductor
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Fairchild
Parts packaging code	SSOP
package instruction	SSOP,
Contacts	48
Manufacturer packaging code	48LD, SSOP, JEDEC MO-118, 7.6MM WIDE
Reach Compliance Code	compliant
ECCN code	EAR99
Differential output	NO
Number of drives	14
Input properties	SCHMITT TRIGGER
Interface integrated circuit type	LINE TRANSCEIVER
Interface standards	IEEE 1284
JESD-30 code	R-PDSO-G48
JESD-609 code	e3
length	15.875 mm
Humidity sensitivity level	1
Number of functions	13
Number of terminals	48
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Output polarity	TRUE
Package body material	PLASTIC/EPOXY
encapsulated code	SSOP
Package shape	RECTANGULAR
Package form	SMALL OUTLINE, SHRINK PITCH
Peak Reflow Temperature (Celsius)	260
Certification status	Not Qualified
Maximum receive delay	44 ns
Number of receiver bits	13
Maximum seat height	2.74 mm
Maximum supply voltage	3.6 V
Minimum supply voltage	3 V
Nominal supply voltage	3.3 V
Supply voltage 1-max	5.5 V
Mains voltage 1-minute	3 V
Supply voltage1-Nom	3.3 V
surface mount	YES
technology	CMOS
Temperature level	INDUSTRIAL
Terminal surface	Matte Tin (Sn)
Terminal form	GULL WING
Terminal pitch	0.635 mm
Terminal location	DUAL
Maximum time at peak reflow temperature	NOT SPECIFIED
maximum transmission delay	44 ns
width	7.495 mm
Base Number Matches	1

Preview

Download Datasheet

View All

74LVX161284 Low Voltage IEEE 161284 Translating Transceiver

January 1999

Revised June 2005

74LVX161284

Low Voltage IEEE 161284 Translating Transceiver

General Description

The LVX161284 contains eight bidirectional data buffers

and eleven control/status buffers to implement a full

IEEE 1284 compliant interface. The device supports the

IEEE 1284 standard and is intended to be used in an

Extended Capabilities Port mode (ECP). The pinout allows

for easy connection from the Peripheral (A-side) to the

Host (cable side).

Outputs on the cable side can be configured to be either

open drain or high drive (

14 mA) and are connected to a

separate power supply pin (V

-cable) to allow these out-

puts to be driven by a higher supply voltage than the A-

side. The pull-up and pull-down series termination resis-

tance of these outputs on the cable side is optimized to

drive an external cable. In addition, all inputs (except HLH)

and outputs on the cable side contain internal pull-up resis-

tors connected to the V

-cable supply to provide proper

termination and pull-ups for open drain mode.

Outputs on the Peripheral side are standard low-drive

CMOS outputs designed to interface with 3V logic. The DIR

input controls data flow on the A

–A

–B

transceiver

pins.

Features

Supports IEEE 1284 Level 1 and Level 2 signaling

standards for bidirectional parallel communications

between personal computers and printing peripherals

Translation capability allows outputs on the cable side to

interface with 5V signals

All inputs have hysteresis to provide noise margin

B and Y output resistance optimized to drive external

cable

B and Y outputs in high impedance mode during power

down

Inputs and outputs on cable side have internal pull-up

resistors

Flow-through pin configuration allows easy interface

between the “Peripheral and Host”

Replaces the function of two (2) 74ACT1284 devices

Ordering Code

Order Number

74LVX161284MEA

74LVX161284MTD

Package Number

MS48A

MTD48

Package Description

48-Lead Small Shrink Outline Package (SSOP), JEDEC MO-118, 0.300" Wide

48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide

Device also available in Tape and Reel. Specify by appending suffix letter “X” to the ordering code.

Connection Diagram

Pin Descriptions

Pin Names

DIR

–A

–B

–A

–Y

–A

–C

PLH

HLH

Description

High Drive Enable Input (Active HIGH)

Direction Control Input

Inputs or Outputs

Inputs

Outputs

Inputs

Peripheral Logic HIGH Input

Peripheral Logic HIGH Output

Host Logic HIGH Input

Host Logic HIGH Output

DS500202

www.fairchildsemi.com

74LVX161284MEA Related Products

	74LVX161284MEA	74LVX161284	74LVX161284MTD
Description	17 LINE TRANSCEIVER, PDSO48	17 LINE TRANSCEIVER, PDSO48	17 LINE TRANSCEIVER, PDSO48
Input properties	SCHMITT TRIGGER	SCHMITT TRIGGER	SCHMITT TRIGGER
Interface standards	IEEE 1284	IEEE 1284	IEEE 1284
Number of functions	13	17	13
Number of terminals	48	48	48
Maximum operating temperature	85 °C	85 Cel	85 °C
Minimum operating temperature	-40 °C	-40 Cel	-40 °C
Number of receiver bits	13	17	13
surface mount	YES	Yes	YES
Temperature level	INDUSTRIAL	INDUSTRIAL	INDUSTRIAL
Terminal form	GULL WING	GULL WING	GULL WING
Terminal location	DUAL	DUAL	DUAL
Brand Name	Fairchild Semiconductor	-	Fairchild Semiconductor
Is it lead-free?	Lead free	-	Lead free
Is it Rohs certified?	conform to	-	conform to
Maker	Fairchild	-	Fairchild
Parts packaging code	SSOP	-	TSSOP
package instruction	SSOP,	-	TSSOP,
Contacts	48	-	48
Manufacturer packaging code	48LD, SSOP, JEDEC MO-118, 7.6MM WIDE	-	48 LD,TSSOP,JEDEC MO-153, 6.1MM WIDE
Reach Compliance Code	compliant	-	unknown
ECCN code	EAR99	-	EAR99
Differential output	NO	-	NO
Number of drives	14	-	14
Interface integrated circuit type	LINE TRANSCEIVER	-	LINE TRANSCEIVER
JESD-30 code	R-PDSO-G48	-	R-PDSO-G48
JESD-609 code	e3	-	e3
length	15.875 mm	-	12.5 mm
Humidity sensitivity level	1	-	2
Package body material	PLASTIC/EPOXY	-	PLASTIC/EPOXY
encapsulated code	SSOP	-	TSSOP
Package shape	RECTANGULAR	-	RECTANGULAR
Package form	SMALL OUTLINE, SHRINK PITCH	-	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
Peak Reflow Temperature (Celsius)	260	-	260
Certification status	Not Qualified	-	Not Qualified
Maximum receive delay	44 ns	-	44 ns
Maximum seat height	2.74 mm	-	1.2 mm
Maximum supply voltage	3.6 V	-	3.6 V
Minimum supply voltage	3 V	-	3 V
Nominal supply voltage	3.3 V	-	3.3 V
Supply voltage 1-max	5.5 V	-	5.5 V
Mains voltage 1-minute	3 V	-	3 V
Supply voltage1-Nom	3.3 V	-	3.15 V
technology	CMOS	-	CMOS
Terminal surface	Matte Tin (Sn)	-	Matte Tin (Sn)
Terminal pitch	0.635 mm	-	0.5 mm
Maximum time at peak reflow temperature	NOT SPECIFIED	-	NOT SPECIFIED
maximum transmission delay	44 ns	-	44 ns
width	7.495 mm	-	6.1 mm
Base Number Matches	1	-	1

Recommended Resources

AD7982 differential conversion single-ended signal circuit diagram

Rural vegetable greenhouse lighting circuit

Switching regulated power supply circuit three

New fast charging I simple charger circuit

Flip-type electronic mousetrap circuit

Power supply for TTL circuit

74LVX161284MEA Similar Products

Part Number	Manufacturer	Description
74VHC161284MEAX	Rochester Electronics	13 LINE TRANSCEIVER, PDSO48, 0.300 INCH, MO-118, SSOP-48
SN74LV161284DLR	Texas Instruments(德州仪器)	19-Bit Bus Interface 48-SSOP -40 to 85
SN74LV161284DL	Texas Instruments(德州仪器)	19-Bit Bus Interface 48-SSOP -40 to 85
74VHC161284MEA	Fairchild	Bus Transceivers IEEE 16284 Trans
SN74LV161284DLRG4	Texas Instruments(德州仪器)	Interface - Specialized 8-Ch Analog Mltplxr/ Demltplxr
SN74LV161284DLG4	Texas Instruments(德州仪器)	Interface - Specialized 19-BIT BUS INTERFACE
74LVX161284MEA_NL	Fairchild	Line Transceiver, 13 Func, 14 Driver, 13 Rcvr, CMOS, PDSO48, 0.300 INCH, LEAD FREE, MO-118, SSOP-48
74LVX161284MEAX	Fairchild	Translation - Voltage Levels IEEE 161284 Trans
74VHC161284MEAX_NL	Fairchild	Line Transceiver, 13 Func, 14 Driver, 13 Rcvr, CMOS, PDSO48, 0.300 INCH, MO-118, SSOP-48
74LVX161284MEAX_NL	Fairchild	Line Transceiver, 13 Func, 14 Driver, 13 Rcvr, CMOS, PDSO48, 0.300 INCH, MO-118, SSOP-48
74LVX161284AMTX	Rochester Electronics	12 LINE TRANSCEIVER, PDSO48, 6.10 MM, MO-153, TSSOP-48
SN74LV161284DGGR	Texas Instruments(德州仪器)	逻辑类型：IEEE STD 1284 转换收发器额外特性：-
74VHC161284MTDX	Rochester Electronics	13 LINE TRANSCEIVER, PDSO48, 6.10 MM, MO-153, TSSOP-48
74VHC161284MTD	Rochester Electronics	13 LINE TRANSCEIVER, PDSO48, 6.10 MM, MO-153, TSSOP-48
74LVX161284AMTD	Rochester Electronics	12 LINE TRANSCEIVER, PDSO48, 6.10 MM, MO-153, TSSOP-48
74LVX161284MTD_NL	Fairchild	Line Transceiver, 13 Func, 14 Driver, 13 Rcvr, CMOS, PDSO48, 6.10 MM, LEAD FREE, MO-153, TSSOP-48
74VHC161284MTDX_NL	Fairchild	Line Transceiver, 13 Func, 14 Driver, 13 Rcvr, CMOS, PDSO48, 6.10 MM, MO-153, TSSOP-48
74LV161284DGGRG4	Texas Instruments(德州仪器)	Interface - Specialized 19B Bus Interface
74LVX161284MTDX	Rochester Electronics	Line Transceiver, 13 Func, 14 Driver, 13 Rcvr, CMOS, PDSO48, 6.10 MM, MO-153, TSSOP-48
74LVX161284AMTDX	Fairchild	Line Transceiver, 12 Func, 13 Driver, 12 Rcvr, PDSO48, 6.10 MM, MO-153, TSSOP-48

Shortcut: 00 01 02 03 04 05 06 07 08 09 0A 0C 0F 0J 0L 0M 0R 0S 0T 0Z 10 11 12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E 1F 1H 1K 1M 1N 1P 1S 1T 1V 1X 1Z 20 21 22 23 24 25 26 27 28 29 2A 2B 2C 2D 2E 2F 2G 2K 2M 2N 2P 2Q 2R 2S 2T 2W 2Z 30 31 32 33 34 35 36 37 38 39 3A 3B 3C 3D 3E 3F 3G 3H 3J 3K 3L 3M 3N 3P 3R 3S 3T 3V 40 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 4M 4N 4P 4S 4T 50 51 52 53 54 55 56 57 58 59 5A 5B 5C 5E 5G 5H 5K 5M 5N 5P 5S 5T 5V 60 61 62 63 64 65 66 67 68 69 6A 6C 6E 6F 6M 6N 6P 6R 6S 6T 70 71 72 73 74 75 76 77 78 79 7A 7B 7C 7M 7N 7P 7Q 7V 7W 7X 80 81 82 83 84 85 86 87 88 89 8A 8D 8E 8L 8N 8P 8S 8T 8W 8Y 8Z 90 91 92 93 94 95 96 97 98 99 9A 9B 9C 9D 9F 9G 9H 9L 9S 9T 9W

Popular Components