GS8673ET36BGK-625 datasheet, PDF

Datasheet> All Categories > storage> storage> GS8673ET36BGK-625

GS8673ET36BGK-625: DescriptionDDR SRAM, 2MX36, 0.4ns, CMOS, PBGA260, BGA-260; Categorystorage storage; File Size449KB，34 Pages; ManufacturerGSI Technology; Websitehttp://www.gsitechnology.com/; Environmental Compliance

Download Datasheet Parametric Compare View All

GS8673ET36BGK-625 Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	GS8673ET36BGK-625	-	-	View	Buy Now

GS8673ET36BGK-625 Overview

DDR SRAM, 2MX36, 0.4ns, CMOS, PBGA260, BGA-260

GS8673ET36BGK-625 Parametric

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Maker	GSI Technology
package instruction	HBGA,
Reach Compliance Code	compliant
ECCN code	3A991.B.2.B
Factory Lead Time	12 weeks
Maximum access time	0.4 ns
JESD-30 code	R-PBGA-B260
length	22 mm
memory density	75497472 bit
Memory IC Type	DDR SRAM
memory width	36
Number of functions	1
Number of terminals	260
word count	2097152 words
character code	2000000
Operating mode	SYNCHRONOUS
Maximum operating temperature	85 °C
Minimum operating temperature
organize	2MX36
Package body material	PLASTIC/EPOXY
encapsulated code	HBGA
Package shape	RECTANGULAR
Package form	GRID ARRAY, HEAT SINK/SLUG
Parallel/Serial	PARALLEL
Peak Reflow Temperature (Celsius)	NOT SPECIFIED
Maximum seat height	2.3 mm
Maximum supply voltage (Vsup)	1.4 V
Minimum supply voltage (Vsup)	1.3 V
Nominal supply voltage (Vsup)	1.35 V
surface mount	YES
technology	CMOS
Temperature level	OTHER
Terminal form	BALL
Terminal pitch	1 mm
Terminal location	BOTTOM
Maximum time at peak reflow temperature	NOT SPECIFIED
width	14 mm
Base Number Matches	1

Preview

Download Datasheet

View All

GS8673ET18/36BK-675/625/550/500

260-Ball BGA

Commercial Temp

Industrial Temp

Features

• On-Chip ECC with virtually zero SER

• Configurable Read Latency (3.0 or 2.0 cycles)

• Simultaneous Read and Write SigmaDDR-IIIe™ Interface

• Common I/O Bus

• Double Data Rate interface

• Burst of 2 Read and Write

• Pipelined read operation

• Fully coherent Read and Write pipelines

• 1.35V nominal V

• 1.2V JESD8-16A BIC-3 Compliant Interface

• 1.5V HSTL Interface

• ZQ pin for programmable output drive impedance

• ZT for programmable input termination impedance

• Configurable Input Termination

• IEEE 1149.1 JTAG-compliant Boundary Scan

• 260-ball, 14 mm x 22 mm, 1 mm ball pitch BGA package

–K: 5/6 RoHS-compliant package

–GK: 6/6 RoHS-compliant package

72Mb SigmaDDR-IIIe™

Burst of 2 ECCRAM™

Clocking and Addressing Schemes

675 MHz–500 MHz

1.35V V

1.2V to 1.5V V

DDQ

The GS8673ET18/36BK SigmaDDR-IIIe ECCRAMs are

synchronous devices. They employ dual, single-ended master

clocks, CK and CK. These clocks are single-ended clock

inputs, not differential inputs to a single differential clock input

buffer. CK and CK are used to control the address and control

input registers, as well as all output timing.

The KD and KD clocks are dual mesochronous (with respect to

CK and CK) input clocks that are used to control the data input

registers. Consequently, data input setup and hold windows

can be optimized independently of address and control input

setup and hold windows.

Each internal read and write operation in a SigmaDDR-IIIe B2

ECCRAM is two times wider than the device I/O bus. An input

data bus de-multiplexer is used to accumulate incoming data

before it is simultaneously written to the memory array. An

output data multiplexer is used to capture the data produced

from a single memory array read and then route it to the

appropriate output drivers as needed. Therefore, the address

field of a SigmaDDR-IIIe B2 ECCRAM is always one address

pin less than the advertised index depth (e.g. the 4M x 18 has

2M addressable index).

SigmaDDR-IIIe™ Family Overview

SigmaDDR-IIIe ECCRAMs are the Common I/O half of the

SigmaQuad-IIIe/SigmaDDR-IIIe family of high performance

ECCRAMs. Although very similar to GSI's second generation

of networking SRAMs (the SigmaQuad-II/SigmaDDR-II

family), these third generation devices offer several new

features that help enable significantly higher performance.

On-Chip Error Correction Code

GSI's ECCRAMs implement an ECC algorithm that detects

and corrects all single-bit memory errors, including those

induced by Soft Error Rate (SER) events such as cosmic rays,

alpha particles, etc. The resulting SER of these devices is

anticipated to be <0.002 FITs/Mb — a 5-order-of-magnitude

improvement over comparable SRAMs with no On-Chip ECC,

which typically have an SER of 200 FITs/Mb or more. SER

quoted above is based on reading taken at sea level.

Parameter Synopsis

Speed Bin

-675

-625

-550

-500

Operating Frequency

675 / 450 MHz

625 / 400 MHz

550 / 375 MHz

500 / 333 MHz

Data Rate (per pin)

1350 / 900 Mbps

1250 / 800 Mbps

1100 / 750 Mbps

1000 / 666 Mbps

Read Latency

3.0 / 2.0

1.3V to 1.4V

1.25V to 1.4V

Rev: 1.06 5/2012

1/34

Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.

GS8673ET36BGK-625 Related Products

	GS8673ET36BGK-625	GS8673ET36BGK-500I	GS8673ET36BGK-500	GS8673ET36BGK-675	GS8673ET36BGK-675I	GS8673ET36BGK-550I	GS8673ET36BGK-550	GS8673ET36BGK-625I
Description	DDR SRAM, 2MX36, 0.4ns, CMOS, PBGA260, BGA-260	DDR SRAM, 2MX36, 0.4ns, CMOS, PBGA260, BGA-260	DDR SRAM, 2MX36, 0.4ns, CMOS, PBGA260, BGA-260	DDR SRAM, 2MX36, 0.4ns, CMOS, PBGA260, BGA-260	DDR SRAM, 2MX36, 0.4ns, CMOS, PBGA260, BGA-260	DDR SRAM, 2MX36, 0.4ns, CMOS, PBGA260, BGA-260	DDR SRAM, 2MX36, 0.4ns, CMOS, PBGA260, BGA-260	DDR SRAM, 2MX36, 0.4ns, CMOS, PBGA260, BGA-260
Is it Rohs certified?	conform to	conform to	conform to	conform to	conform to	conform to	conform to	conform to
Maker	GSI Technology	GSI Technology	GSI Technology	GSI Technology	GSI Technology	GSI Technology	GSI Technology	GSI Technology
package instruction	HBGA,	HBGA,	HBGA,	HBGA,	HBGA,	HBGA,	HBGA,	HBGA,
Reach Compliance Code	compliant	compliant	compliant	compliant	compliant	compliant	compliant	compliant
ECCN code	3A991.B.2.B	3A991.B.2.B	3A991.B.2.B	3A991.B.2.B	3A991.B.2.B	3A991.B.2.B	3A991.B.2.B	3A991.B.2.B
Factory Lead Time	12 weeks	12 weeks	12 weeks	12 weeks	12 weeks	12 weeks	12 weeks	12 weeks
Maximum access time	0.4 ns	0.4 ns	0.4 ns	0.4 ns	0.4 ns	0.4 ns	0.4 ns	0.4 ns
JESD-30 code	R-PBGA-B260	R-PBGA-B260	R-PBGA-B260	R-PBGA-B260	R-PBGA-B260	R-PBGA-B260	R-PBGA-B260	R-PBGA-B260
length	22 mm	22 mm	22 mm	22 mm	22 mm	22 mm	22 mm	22 mm
memory density	75497472 bit	75497472 bit	75497472 bit	75497472 bit	75497472 bit	75497472 bit	75497472 bit	75497472 bit
Memory IC Type	DDR SRAM	DDR SRAM	DDR SRAM	DDR SRAM	DDR SRAM	DDR SRAM	DDR SRAM	DDR SRAM
memory width	36	36	36	36	36	36	36	36
Number of functions	1	1	1	1	1	1	1	1
Number of terminals	260	260	260	260	260	260	260	260
word count	2097152 words	2097152 words	2097152 words	2097152 words	2097152 words	2097152 words	2097152 words	2097152 words
character code	2000000	2000000	2000000	2000000	2000000	2000000	2000000	2000000
Operating mode	SYNCHRONOUS	SYNCHRONOUS	SYNCHRONOUS	SYNCHRONOUS	SYNCHRONOUS	SYNCHRONOUS	SYNCHRONOUS	SYNCHRONOUS
organize	2MX36	2MX36	2MX36	2MX36	2MX36	2MX36	2MX36	2MX36
Package body material	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY
encapsulated code	HBGA	HBGA	HBGA	HBGA	HBGA	HBGA	HBGA	HBGA
Package shape	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR
Package form	GRID ARRAY, HEAT SINK/SLUG	GRID ARRAY, HEAT SINK/SLUG	GRID ARRAY, HEAT SINK/SLUG	GRID ARRAY, HEAT SINK/SLUG	GRID ARRAY, HEAT SINK/SLUG	GRID ARRAY, HEAT SINK/SLUG	GRID ARRAY, HEAT SINK/SLUG	GRID ARRAY, HEAT SINK/SLUG
Parallel/Serial	PARALLEL	PARALLEL	PARALLEL	PARALLEL	PARALLEL	PARALLEL	PARALLEL	PARALLEL
Peak Reflow Temperature (Celsius)	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED
Maximum seat height	2.3 mm	2.3 mm	2.3 mm	2.3 mm	2.3 mm	2.3 mm	2.3 mm	2.3 mm
Maximum supply voltage (Vsup)	1.4 V	1.4 V	1.4 V	1.4 V	1.4 V	1.4 V	1.4 V	1.4 V
Minimum supply voltage (Vsup)	1.3 V	1.25 V	1.25 V	1.3 V	1.3 V	1.25 V	1.25 V	1.3 V
Nominal supply voltage (Vsup)	1.35 V	1.3 V	1.3 V	1.35 V	1.35 V	1.3 V	1.3 V	1.35 V
surface mount	YES	YES	YES	YES	YES	YES	YES	YES
technology	CMOS	CMOS	CMOS	CMOS	CMOS	CMOS	CMOS	CMOS
Terminal form	BALL	BALL	BALL	BALL	BALL	BALL	BALL	BALL
Terminal pitch	1 mm	1 mm	1 mm	1 mm	1 mm	1 mm	1 mm	1 mm
Terminal location	BOTTOM	BOTTOM	BOTTOM	BOTTOM	BOTTOM	BOTTOM	BOTTOM	BOTTOM
Maximum time at peak reflow temperature	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED
width	14 mm	14 mm	14 mm	14 mm	14 mm	14 mm	14 mm	14 mm
Base Number Matches	1	1	1	1	1	1	1	1

Recommended Resources

Zero-crossing trigger circuit design based on thyristor

Universal frequency converter uses AC contactor to switch between variable frequency and industrial frequency

Angel JD-26TK warm water dispenser circuit diagram

cordless phone with wired input

Triangular wave-rectangular wave oscillator circuit diagram

Triac driven light emitting diode flash circuit

How to add an advanced option for backlight control in the control panel?: ADVBACKLIGHT, this file source code is used in the control panel, how can I make the backlight setting of the control panel have an advanced option? Because there is no default!...; nasame Embedded System

I'm finally back. It's not easy.: [i=s]This post was last edited by paulhyde on 2014-9-15 09:27[/i] I broke a bone some time ago and had an operation. I am still recovering and it is not convenient for me to go online. I have not been...; 450678797 Electronics Design Contest

Does anyone have a good video tutorial on KEIL or C51?: Does anyone have a good KEIL, C51 video tutorial? Please tell me the URL. I'd be very grateful. . . . You can give me a thumbs up too!!...; lvzyu Embedded System

Show off! The AVR microcontroller has arrived, ready to work hard!: AVR University Program gives away more than 30 sets. After half a year of formalities, I finally received them today and started to compile teaching materials and lesson plans. I plan to use them for ...; youki12345 MCU

It is no problem for an expert to make a real thing with 200 yuan, haha: [table][tr][td]I am making a ball game timing and scoring system. The requirements are as follows: This system uses the AT89C51 single-chip microcomputer to control the LED seven-segment digital tube ...; kisscup MCU

About the connection between stm32 and spc3: Moderator, when connecting SPC and STM32, do I need to connect an inverter from nadv to AlE?...; yang3509771 stm32/stm8

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components