EEWORLDEEWORLDEEWORLD

Part Number

Search

74LS112

Description
LS SERIES, DUAL NEGATIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT, PDIP16
Categorysemiconductor    logic   
File Size46KB,5 Pages
ManufacturerFairchild
Websitehttp://www.fairchildsemi.com/
Download Datasheet Parametric Compare View All

74LS112 Overview

LS SERIES, DUAL NEGATIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT, PDIP16

74LS112 Parametric

Parameter NameAttribute value
Number of functions2
Number of terminals16
Maximum operating temperature70 Cel
Minimum operating temperature0.0 Cel
Maximum supply/operating voltage5.25 V
Minimum supply/operating voltage4.75 V
Rated supply voltage5 V
Processing package description0.300 INCH, PLASTIC, MS-001, DIP-16
stateACTIVE
CraftsmanshipTTL
packaging shapeRECTANGULAR
Package SizeIN-LINE
Terminal formTHROUGH-HOLE
Terminal spacing2.54 mm
terminal coatingTIN LEAD
Terminal locationDUAL
Packaging MaterialsPLASTIC/EPOXY
Temperature levelCOMMERCIAL
seriesLS
Logic IC typeJ-K FLIP-FLOP
Number of digits2
Output polarityCOMPLEMENTARY
propagation delay TPD28 ns
Trigger typeNEGATIVE EDGE
Max-Min frequency25 MHz
DM74LS112A Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flop with Preset, Clear, and Complementary
Outputs
August 1986
Revised March 2000
DM74LS112A
Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flop
with Preset, Clear, and Complementary Outputs
General Description
This device contains two independent negative-edge-trig-
gered J-K flip-flops with complementary outputs. The J and
K data is processed by the flip-flop on the falling edge of
the clock pulse. The clock triggering occurs at a voltage
level and is not directly related to the transition time of the
falling edge of the clock pulse. Data on the J and K inputs
may be changed while the clock is HIGH or LOW without
affecting the outputs as long as the setup and hold times
are not violated. A low logic level on the preset or clear
inputs will set or reset the outputs regardless of the logic
levels of the other inputs.
Ordering Code:
Order Number
DM74KS112AM
DM74LS112AN
Package Number
M16A
N16E
Package Description
16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150 Narrow
16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide
Devices also available in Tape and Reel. Specify by appending the suffix letter “X” to the ordering code.
Connection Diagram
Function Table
Inputs
PR
L
H
L
H
H
H
H
H
CLR CLK
H
L
L
H
H
H
H
H
X
X
X
H
J
X
X
X
L
H
L
H
X
K
X
X
X
L
L
H
H
X
Q
0
Q
H
L
H (Note 1)
Q
0
H
L
Toggle
Q
0
Outputs
Q
L
H
H (Note 1)
Q
0
L
H
H
=
HIGH Logic Level
L
=
LOW Logic Level
X
=
Either LOW or HIGH Logic Level
↓ =
Negative Going Edge of Pulse
Q
0
=
The output logic level before the indicated input conditions were
established.
Toggle
=
Each output changes to the complement of its previous level on
each falling edge of the clock pulse.
Note 1:
This configuration is nonstable; that is, it will not persist when
preset and/or clear inputs return to their inactive (HIGH) level.
© 2000 Fairchild Semiconductor Corporation
DS006382
www.fairchildsemi.com

74LS112 Related Products

74LS112 DM74KS112AM DM74LS112AN DM74LS112A
Description LS SERIES, DUAL NEGATIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT, PDIP16 LS SERIES, DUAL NEGATIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT, PDIP16 LS SERIES, DUAL NEGATIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT, PDIP16 LS SERIES, DUAL NEGATIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT, PDIP16
Number of functions 2 2 2 2
Number of terminals 16 16 16 16
Maximum operating temperature 70 Cel 70 °C 70 °C 70 Cel
Terminal form THROUGH-HOLE GULL WING THROUGH-HOLE THROUGH-HOLE
Terminal location DUAL DUAL DUAL DUAL
Temperature level COMMERCIAL COMMERCIAL COMMERCIAL COMMERCIAL
series LS LS LS LS
Number of digits 2 2 2 2
Output polarity COMPLEMENTARY COMPLEMENTARY COMPLEMENTARY COMPLEMENTARY
Trigger type NEGATIVE EDGE NEGATIVE EDGE NEGATIVE EDGE NEGATIVE EDGE
DFI is out! ASUS's first LANPARTY motherboard is exposed
[i=s]This post was last edited by jameswangsynnex on 2015-3-3 20:00[/i]...
lorant Mobile and portable
The experiment of collecting temperature and humidity based on Ethernet Zigbee was unsuccessful. Please give me some advice.
I am doing an experiment of collecting temperature and humidity based on Ethernet Zigbee. The function I hope to achieve is: each node collects data and transmits it to the coordinator, and the coordi...
franciszzj RF/Wirelessly
51 timer initial value calculation software
51 timer initial value calculation software...
zhengda06 51mcu
【QingkeOpen1081】Why is its return value like this?
[i=s] This post was last edited by dontium on 2015-2-17 22:02 [/i] [size=4] [/size][size=4] I am using the example code provided by Qingke Open1081 to modify the LCD part. There is a function to read ...
dontium RF/Wirelessly
A novice asks about the LM2596-5
[i=s] This post was last edited by Tianyahaijiaosr on 2015-10-27 22:18 [/i] I want to convert the 24V DC obtained by the switching power supply into a 5V voltage that can be used by the microcontrolle...
天涯海角sr Power technology
Huang Zhiwei from the University of South China has more than 20 days left before the competition. Here are some suggestions for your reference:
[i=s]This post was last edited by paulhyde on 2014-9-15 03:56[/i] [b][color=#000000][font=宋体][size=10.5pt]Huang Zhiwei from University of South China[/size][/font] [font=宋体][size=10.5pt]There are stil...
黄智伟 Electronics Design Contest

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 814  1392  2258  1477  2632  17  29  46  30  53 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号