DM74LS112AN datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > logic> logic> DM74LS112AN

DM74LS112AN: DescriptionLS SERIES, DUAL NEGATIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT, PDIP16; Categorylogic logic; File Size46KB，5 Pages; ManufacturerFairchild; Websitehttp://www.fairchildsemi.com/

Download Datasheet Parametric Compare View All

DM74LS112AN Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	DM74LS112AN	-	-	View	Buy Now

DM74LS112AN Overview

LS SERIES, DUAL NEGATIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT, PDIP16

DM74LS112AN Parametric

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Maker	Fairchild
Parts packaging code	DIP
package instruction	DIP, DIP16,.3
Contacts	16
Reach Compliance Code	unknow
series	LS
JESD-30 code	R-PDIP-T16
JESD-609 code	e0
length	19.305 mm
Logic integrated circuit type	J-K FLIP-FLOP
Maximum Frequency@Nom-Su	25000000 Hz
MaximumI(ol)	0.008 A
Number of digits	2
Number of functions	2
Number of terminals	16
Maximum operating temperature	70 °C
Minimum operating temperature
Output polarity	COMPLEMENTARY
Package body material	PLASTIC/EPOXY
encapsulated code	DIP
Encapsulate equivalent code	DIP16,.3
Package shape	RECTANGULAR
Package form	IN-LINE
Peak Reflow Temperature (Celsius)	NOT SPECIFIED
power supply	5 V
Maximum supply current (ICC)	6 mA
propagation delay (tpd)	28 ns
Certification status	Not Qualified
Maximum seat height	5.08 mm
Maximum supply voltage (Vsup)	5.25 V
Minimum supply voltage (Vsup)	4.75 V
Nominal supply voltage (Vsup)	5 V
surface mount	NO
technology	TTL
Temperature level	COMMERCIAL
Terminal surface	Tin/Lead (Sn/Pb)
Terminal form	THROUGH-HOLE
Terminal pitch	2.54 mm
Terminal location	DUAL
Maximum time at peak reflow temperature	NOT SPECIFIED
Trigger type	NEGATIVE EDGE
width	7.62 mm
minfmax	25 MHz
Base Number Matches	1

Preview

Download Datasheet

View All

DM74LS112A Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flop with Preset, Clear, and Complementary

Outputs

August 1986

Revised March 2000

DM74LS112A

Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flop

with Preset, Clear, and Complementary Outputs

General Description

This device contains two independent negative-edge-trig-

gered J-K flip-flops with complementary outputs. The J and

K data is processed by the flip-flop on the falling edge of

the clock pulse. The clock triggering occurs at a voltage

level and is not directly related to the transition time of the

falling edge of the clock pulse. Data on the J and K inputs

may be changed while the clock is HIGH or LOW without

affecting the outputs as long as the setup and hold times

are not violated. A low logic level on the preset or clear

inputs will set or reset the outputs regardless of the logic

levels of the other inputs.

Ordering Code:

Order Number

DM74KS112AM

DM74LS112AN

Package Number

M16A

N16E

Package Description

16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150 Narrow

16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide

Devices also available in Tape and Reel. Specify by appending the suffix letter “X” to the ordering code.

Connection Diagram

Function Table

Inputs

CLR CLK

↓

H (Note 1)

Toggle

Outputs

H (Note 1)

HIGH Logic Level

LOW Logic Level

Either LOW or HIGH Logic Level

↓ =

Negative Going Edge of Pulse

The output logic level before the indicated input conditions were

established.

Toggle

Each output changes to the complement of its previous level on

each falling edge of the clock pulse.

Note 1:

This configuration is nonstable; that is, it will not persist when

preset and/or clear inputs return to their inactive (HIGH) level.

DS006382

www.fairchildsemi.com

DM74LS112AN Related Products

	DM74LS112AN	74LS112	DM74KS112AM	DM74LS112A
Description	LS SERIES, DUAL NEGATIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT, PDIP16	LS SERIES, DUAL NEGATIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT, PDIP16	LS SERIES, DUAL NEGATIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT, PDIP16	LS SERIES, DUAL NEGATIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT, PDIP16
series	LS	LS	LS	LS
Number of digits	2	2	2	2
Number of functions	2	2	2	2
Number of terminals	16	16	16	16
Maximum operating temperature	70 °C	70 Cel	70 °C	70 Cel
Output polarity	COMPLEMENTARY	COMPLEMENTARY	COMPLEMENTARY	COMPLEMENTARY
Temperature level	COMMERCIAL	COMMERCIAL	COMMERCIAL	COMMERCIAL
Terminal form	THROUGH-HOLE	THROUGH-HOLE	GULL WING	THROUGH-HOLE
Terminal location	DUAL	DUAL	DUAL	DUAL
Trigger type	NEGATIVE EDGE	NEGATIVE EDGE	NEGATIVE EDGE	NEGATIVE EDGE

Recommended Resources

STMicroelectronics releases ROM-based GNSS module

Based on LP2951 lithium-ion battery charger circuit

STK086G power amplifier circuit diagram

Field effect transistor logic probe circuit

Toy model road sign indicating circuit

Novel telephone line timing control device circuit diagram

Doorbell Problems: Hello, friends! It's my first time here. I'm glad to discuss issues with you. I have a simple question for you. Here's the situation: My family and the neighbor next door installed a security door in ...; zhangleimb Industrial Control Electronics

FAQ: Automotive Cybersecurity | Microchip Security Solutions Seminar Series 10: Live Topic:Automotive Cybersecurity | Microchip Security Solutions Seminar Series 10Content introduction: As in-vehicle networks continue to grow in size and complexity, more and more nodes will be co...; EEWORLD社区 Automotive Electronics

RTL map shows 5'NC: Why does ad_out[14..0] and data_in[14..0] show 5'NC on the RTL diagram? Please help me...; 小二红 FPGA/CPLD

I am in tears. LM3S8962 cannot be downloaded in Keil: Let me first briefly talk about the debugging environment. I use Windows 7 system, the latest version of LM3S8962 CD, and all drivers are installed. I used Keil to compile the standard program Hello, ...; timcuer Microcontroller MCU

How to set up automatic routing in PCB design?: 1. Set the Clearance Constraint: Define the minimum distance between two graphics on the same working layer, such as the distance between the pad and the track. You can double-click it or click the Pr...; ESD技术咨询 PCB Design

ADI amplifier and sample free limited application: The catalog is as follows: Robust low-power amplifiers with input overvoltage protection High-speed, precision voltage feedback amplifiers are ideal for 16-bit to 18-bit precision instrumentation appl...; soso Analog electronics

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components