DM74KS112AM datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > logic> logic> DM74KS112AM

DM74KS112AM: DescriptionLS SERIES, DUAL NEGATIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT, PDIP16; Categorylogic logic; File Size46KB，5 Pages; ManufacturerFairchild; Websitehttp://www.fairchildsemi.com/

Download Datasheet Parametric Compare View All

DM74KS112AM Overview

LS SERIES, DUAL NEGATIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT, PDIP16

DM74KS112AM Parametric

Parameter Name	Attribute value
Maker	Fairchild
Parts packaging code	SOIC
package instruction	SOP,
Contacts	16
Reach Compliance Code	unknow
series	LS
JESD-30 code	R-PDSO-G16
length	9.9 mm
Logic integrated circuit type	J-K FLIP-FLOP
Number of digits	2
Number of functions	2
Number of terminals	16
Maximum operating temperature	70 °C
Minimum operating temperature
Output polarity	COMPLEMENTARY
Package body material	PLASTIC/EPOXY
encapsulated code	SOP
Package shape	RECTANGULAR
Package form	SMALL OUTLINE
propagation delay (tpd)	28 ns
Certification status	Not Qualified
Maximum seat height	1.75 mm
Maximum supply voltage (Vsup)	5.25 V
Minimum supply voltage (Vsup)	4.75 V
Nominal supply voltage (Vsup)	5 V
surface mount	YES
technology	TTL
Temperature level	COMMERCIAL
Terminal form	GULL WING
Terminal pitch	1.27 mm
Terminal location	DUAL
Trigger type	NEGATIVE EDGE
width	3.9 mm
minfmax	25 MHz

Preview

Download Datasheet

View All

DM74LS112A Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flop with Preset, Clear, and Complementary

Outputs

August 1986

Revised March 2000

DM74LS112A

Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flop

with Preset, Clear, and Complementary Outputs

General Description

This device contains two independent negative-edge-trig-

gered J-K flip-flops with complementary outputs. The J and

K data is processed by the flip-flop on the falling edge of

the clock pulse. The clock triggering occurs at a voltage

level and is not directly related to the transition time of the

falling edge of the clock pulse. Data on the J and K inputs

may be changed while the clock is HIGH or LOW without

affecting the outputs as long as the setup and hold times

are not violated. A low logic level on the preset or clear

inputs will set or reset the outputs regardless of the logic

levels of the other inputs.

Ordering Code:

Order Number

DM74KS112AM

DM74LS112AN

Package Number

M16A

N16E

Package Description

16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150 Narrow

16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide

Devices also available in Tape and Reel. Specify by appending the suffix letter “X” to the ordering code.

Connection Diagram

Function Table

Inputs

CLR CLK

↓

H (Note 1)

Toggle

Outputs

H (Note 1)

HIGH Logic Level

LOW Logic Level

Either LOW or HIGH Logic Level

↓ =

Negative Going Edge of Pulse

The output logic level before the indicated input conditions were

established.

Toggle

Each output changes to the complement of its previous level on

each falling edge of the clock pulse.

Note 1:

This configuration is nonstable; that is, it will not persist when

preset and/or clear inputs return to their inactive (HIGH) level.

DS006382

www.fairchildsemi.com

DM74KS112AM Related Products

	DM74KS112AM	74LS112	DM74LS112AN	DM74LS112A
Description	LS SERIES, DUAL NEGATIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT, PDIP16	LS SERIES, DUAL NEGATIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT, PDIP16	LS SERIES, DUAL NEGATIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT, PDIP16	LS SERIES, DUAL NEGATIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT, PDIP16
series	LS	LS	LS	LS
Number of digits	2	2	2	2
Number of functions	2	2	2	2
Number of terminals	16	16	16	16
Maximum operating temperature	70 °C	70 Cel	70 °C	70 Cel
Output polarity	COMPLEMENTARY	COMPLEMENTARY	COMPLEMENTARY	COMPLEMENTARY
Temperature level	COMMERCIAL	COMMERCIAL	COMMERCIAL	COMMERCIAL
Terminal form	GULL WING	THROUGH-HOLE	THROUGH-HOLE	THROUGH-HOLE
Terminal location	DUAL	DUAL	DUAL	DUAL
Trigger type	NEGATIVE EDGE	NEGATIVE EDGE	NEGATIVE EDGE	NEGATIVE EDGE

Recommended Resources

STK082G power amplifier circuit diagram

Light touch shift regulator circuit

RF Tuned Amplifier Circuit Diagram C

AM FM intermediate amplifier integrated circuit uPC1018C

Appliance on/off cycle timer

Temperature data acquisition system

Smoke Detection System Design: Use C language to make a smoke detection system for single chip microcomputer. Any experts passing by can give me some advice!...; huttu Embedded System

Looking for an AM receiver chip that can demodulate the aviation frequency band: Hello everyone! I want to find a demodulation chip that can demodulate aviation voice (frequency band: 118~137MHz, AM modulation), please recommend it. Thank you!!...; hhb0512 Analog electronics

Problems with stepper motor drivers: [backcolor=rgb(222, 240, 251)]I just took over a project and need a stepper motor driver. [/backcolor] [backcolor=rgb(222, 240, 251)]I want to use STM32F103C8T6 to control it, but I don’t know if it i...; chenbingjy stm32/stm8

TI China University Program 20th Anniversary Event is Fun: ...; littleshrimp Talking

Kernel boot problem: When the kernel starts, it always reports an error: USB device not accepting new address=3 (error=-110) and stops here. What is the reason?...; jhxia0156 Embedded System

High-scoring question: Why can't Platform Builder 5.0 generate the eboot.nb0 file, but Platform Builder 4.2 can?: Why can't Platform Builder 5.0 generate the eboot.nb0 file? But Platform Builder 4.2 can generate it? I want to burn the nb0 file to the device, but I can't get this file, urgent!...; spurray Embedded System

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components