EEWORLDEEWORLDEEWORLD

Part Number

Search

68601-538H

Description
Board Connector, 38 Contact(s), 2 Row(s), Male, Straight, 0.1 inch Pitch, Solder Terminal, Black Insulator, Receptacle
CategoryThe connector    The connector   
File Size340KB,3 Pages
ManufacturerAmphenol
Websitehttp://www.amphenol.com/
Download Datasheet Parametric View All

68601-538H Overview

Board Connector, 38 Contact(s), 2 Row(s), Male, Straight, 0.1 inch Pitch, Solder Terminal, Black Insulator, Receptacle

68601-538H Parametric

Parameter NameAttribute value
Is it lead-free?Contains lead
Is it Rohs certified?incompatible
MakerAmphenol
Reach Compliance Codecompliant
ECCN codeEAR99
Other featuresBREAKAWAY TYPE
body width0.19 inch
subject depth0.1 inch
body length1.9 inch
Body/casing typeRECEPTACLE
Connector typeBOARD CONNECTOR
Contact to complete cooperationNICKEL PALLADIUM GOLD (15) OVER NICKEL (50)
Contact completed and terminatedTIN LEAD (150) OVER NICKEL (50)
Contact point genderMALE
Contact materialPHOSPHOR BRONZE
contact modeRECTANGULAR
Contact styleSQ PIN-SKT
Dielectric withstand voltage1500VAC V
Insulation resistance5000000000 Ω
Insulator colorBLACK
insulator materialGLASS FILLED POLYCYCLOHEXYLENE TEREPHTHALLATE
JESD-609 codee0
Manufacturer's serial number68601
Plug contact pitch0.1 inch
Match contact row spacing0.1 inch
Installation methodSTRAIGHT
Installation typeBOARD
Number of connectorsONE
PCB row number2
Number of rows loaded2
Maximum operating temperature130 °C
Minimum operating temperature-65 °C
PCB contact patternRECTANGULAR
PCB contact row spacing2.54 mm
Plating thicknessFLASH inch
Rated current (signal)3 A
GuidelineUL, CSA
reliabilityCOMMERCIAL
Terminal length0.12 inch
Terminal pitch2.54 mm
Termination typeSOLDER
Total number of contacts38
What is the difference between the RAM generated by the reg [] mem [] statement and the RAM generated by the IP core in terms of the resources used by the FPGA...
Is there any difference between the RAM generated by reg [] mem [] statement and the RAM generated by IP core in terms of using FPGA resources? Does the RAM generated by the former use the basic units...
kimi170 FPGA/CPLD
What are the conditions for enabling the serial port interrupt USART_INT_IDLE of GD32F103?
When I initialized UART, I added the idle setting. usart_enable(USART0);/* enable USART0 receive interrupt */ usart_interrupt_enable(USART0, USART_INT_RBNE); usart_interrupt_enable(USART0, USART_INT_I...
bigbat Domestic Chip Exchange
Design of large LED display system based on FPGA+MCU
The traditional large-scale LED display system uses MCU, ARM or PLD as the core control chip. The design and implementation of the LED display control system with FPGA as the core is relatively comple...
Aguilera DSP and ARM Processors
DCDC, 24V to 12V
The car power supply needs to convert 24V to 12v, which can be achieved using DCDC!...
9526tao Power technology
Liyuan ST brand group, ST-LINK/V2, STM32F745VET6 50% off!
[align=left][size=5][color=#ff0000][font=微软雅黑]Subvert low price[/font][font=微软雅黑] [/font][font=微软雅黑]Not willful[/font][font=微软雅黑] [/font][font=微软雅黑]Unhappy[/font][/color][/size][/align][align=left][si...
EEWORLD社区 stm32/stm8
Dear seniors, does anyone have information about nios ii eclipse? I'm begging for it!
Hey guys, I'm a novice, who has information about nios ii eclipse? There is very little information on the Internet, please help...
leizikobe FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2388  65  1734  945  1569  49  2  35  20  32 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号