SN74AUP3G34RSER datasheet, PDF

Datasheet> All Categories > logic> logic> SN74AUP3G34RSER

SN74AUP3G34RSER: DescriptionLow-Power Triple Buffer Gate 8-UQFN -40 to 85; Categorylogic logic; File Size1MB，22 Pages; ManufacturerTexas Instruments; Websitehttp://www.ti.com.cn/; Environmental Compliance

Stay tuned Parametric Compare

SN74AUP3G34RSER Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	SN74AUP3G34RSER	-	-	View	Buy Now

SN74AUP3G34RSER Overview

Low-Power Triple Buffer Gate 8-UQFN -40 to 85

SN74AUP3G34RSER Parametric

Parameter Name	Attribute value
Brand Name	Texas Instruments
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Texas Instruments
Parts packaging code	QFN
package instruction	VQCCN, LCC8,.06SQ,20
Contacts	8
Reach Compliance Code	compliant
ECCN code	EAR99
Factory Lead Time	6 weeks
series	AUP/ULP/V
JESD-30 code	S-PQCC-N8
JESD-609 code	e4
length	1.5 mm
Load capacitance (CL)	30 pF
Logic integrated circuit type	BUFFER
MaximumI(ol)	0.004 A
Humidity sensitivity level	1
Number of functions	3
Number of entries	1
Number of terminals	8
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Package body material	PLASTIC/EPOXY
encapsulated code	VQCCN
Encapsulate equivalent code	LCC8,.06SQ,20
Package shape	SQUARE
Package form	CHIP CARRIER, VERY THIN PROFILE
method of packing	TR
Peak Reflow Temperature (Celsius)	260
power supply	1.2/3.3 V
Maximum supply current (ICC)	0.0009 mA
Prop。Delay @ Nom-Sup	25.5 ns
propagation delay (tpd)	25.5 ns
Certification status	Not Qualified
Schmitt trigger	NO
Maximum seat height	0.6 mm
Maximum supply voltage (Vsup)	3.6 V
Minimum supply voltage (Vsup)	0.8 V
Nominal supply voltage (Vsup)	1.2 V
surface mount	YES
technology	CMOS
Temperature level	INDUSTRIAL
Terminal surface	Nickel/Palladium/Gold/Silver (Ni/Pd/Au/Ag)
Terminal form	NO LEAD
Terminal pitch	0.5 mm
Terminal location	QUAD
Maximum time at peak reflow temperature	NOT SPECIFIED
width	1.5 mm
Base Number Matches	1

SN74AUP3G34RSER Related Products

	SN74AUP3G34RSER	SN74AUP3G34DCUR	SN74AUP3G34YFPR	SN74AUP3G34DQER	SN74AUP3G34DCURG4
Description	Low-Power Triple Buffer Gate 8-UQFN -40 to 85	Low-Power Triple Buffer Gate 8-VSSOP -40 to 85	Low-Power Triple Buffer Gate 8-DSBGA -40 to 85	Low-Power Triple Buffer Gate 8-X2SON -40 to 85	Low-Power Triple Buffer Gate 8-VSSOP -40 to 85
Brand Name	Texas Instruments	Texas Instruments	Texas Instruments	Texas Instruments	Texas Instruments
Is it lead-free?	Lead free	Lead free	Lead free	Lead free	Lead free
Is it Rohs certified?	conform to	conform to	conform to	conform to	conform to
Maker	Texas Instruments	Texas Instruments	Texas Instruments	Texas Instruments	Texas Instruments
Parts packaging code	QFN	SOIC	BGA	SON	SOIC
package instruction	VQCCN, LCC8,.06SQ,20	SSOP-8	DSBGA-8	VSON, SOLCC8,.04,14	VSSOP, TSSOP8,.12,20
Contacts	8	8	8	8	8
Reach Compliance Code	compliant	compliant	compliant	compliant	compliant
Factory Lead Time	6 weeks	6 weeks	1 week	6 weeks	6 weeks
series	AUP/ULP/V	AUP/ULP/V	AUP/ULP/V	AUP/ULP/V	AUP/ULP/V
JESD-30 code	S-PQCC-N8	R-PDSO-G8	R-XBGA-B8	R-PDSO-N8	R-PDSO-G8
JESD-609 code	e4	e4	e1	e4	e4
length	1.5 mm	2.3 mm	1.57 mm	1.4 mm	2.3 mm
Load capacitance (CL)	30 pF	30 pF	30 pF	30 pF	30 pF
Logic integrated circuit type	BUFFER	BUFFER	BUFFER	BUFFER	BUFFER
MaximumI(ol)	0.004 A	0.004 A	0.004 A	0.004 A	0.004 A
Humidity sensitivity level	1	1	1	1	1
Number of functions	3	3	3	3	3
Number of entries	1	1	1	1	1
Number of terminals	8	8	8	8	8
Maximum operating temperature	85 °C	85 °C	85 °C	85 °C	85 °C
Minimum operating temperature	-40 °C	-40 °C	-40 °C	-40 °C	-40 °C
Package body material	PLASTIC/EPOXY	PLASTIC/EPOXY	UNSPECIFIED	PLASTIC/EPOXY	PLASTIC/EPOXY
encapsulated code	VQCCN	VSSOP	VFBGA	VSON	VSSOP
Encapsulate equivalent code	LCC8,.06SQ,20	TSSOP8,.12,20	BGA8,2X4,16	SOLCC8,.04,14	TSSOP8,.12,20
Package shape	SQUARE	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR
Package form	CHIP CARRIER, VERY THIN PROFILE	SMALL OUTLINE, VERY THIN PROFILE, SHRINK PITCH	GRID ARRAY, VERY THIN PROFILE, FINE PITCH	SMALL OUTLINE, VERY THIN PROFILE	SMALL OUTLINE, VERY THIN PROFILE, SHRINK PITCH
method of packing	TR	TR	TR	TR	TR
Peak Reflow Temperature (Celsius)	260	260	260	260	260
power supply	1.2/3.3 V	1.2/3.3 V	1.2/3.3 V	1.2/3.3 V	1.2/3.3 V
Maximum supply current (ICC)	0.0009 mA	0.0009 mA	0.0009 mA	0.0009 mA	0.0009 mA
Prop。Delay @ Nom-Sup	25.5 ns	25.5 ns	25.5 ns	25.5 ns	25.5 ns
propagation delay (tpd)	25.5 ns	25.5 ns	25.5 ns	25.5 ns	25.5 ns
Certification status	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified
Schmitt trigger	NO	NO	NO	NO	NO
Maximum seat height	0.6 mm	0.9 mm	0.5 mm	0.4 mm	0.9 mm
Maximum supply voltage (Vsup)	3.6 V	3.6 V	3.6 V	3.6 V	3.6 V
Minimum supply voltage (Vsup)	0.8 V	0.8 V	0.8 V	0.8 V	0.8 V
Nominal supply voltage (Vsup)	1.2 V	1.2 V	1.2 V	1.2 V	1.2 V
surface mount	YES	YES	YES	YES	YES
technology	CMOS	CMOS	CMOS	CMOS	CMOS
Temperature level	INDUSTRIAL	INDUSTRIAL	INDUSTRIAL	INDUSTRIAL	INDUSTRIAL
Terminal surface	Nickel/Palladium/Gold/Silver (Ni/Pd/Au/Ag)	Nickel/Palladium/Gold (Ni/Pd/Au)	Tin/Silver/Copper (Sn/Ag/Cu)	Nickel/Palladium/Gold/Silver (Ni/Pd/Au/Ag)	Nickel/Palladium/Gold (Ni/Pd/Au)
Terminal form	NO LEAD	GULL WING	BALL	NO LEAD	GULL WING
Terminal pitch	0.5 mm	0.5 mm	0.4 mm	0.35 mm	0.5 mm
Terminal location	QUAD	DUAL	BOTTOM	DUAL	DUAL
Maximum time at peak reflow temperature	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED
width	1.5 mm	2 mm	0.77 mm	1 mm	2 mm
ECCN code	EAR99	EAR99	EAR99	EAR99	-
Base Number Matches	1	1	1	-	1

Recommended Resources

Improved monostable practical circuit a

Tone and volume adjuster circuit diagram for stereo equipment

AC Mains Humidity Measurement Circuit

4~20mA transmitter interface circuit

HD-3A energy-saving limit three-phase power supply protector

Live broadcast at 14:00 this afternoon [Start your next-generation 4K display application design with TI DLP technology]: Learnhow TI DLP technology can help you capitalize on the rapid adoption of 4K displays and develop stunning ultra-high-definition resolution displays. The latest generation of 4K chipsets from DLP pr...; EEWORLD社区 TI Technology Forum

Urgent! ! How to reduce the clock of 2450 IIC to 100k? ?: As the title says. IICCLK=MCLK/16. Now it is 250k. I tried it and set IICCON = 0xE1. After testing, I found that it often does not respond. Can anyone teach me how to change it~~~...; yuying Embedded System

There is a spike when STM32F407 is powered on: Why is there a spike voltage of about 0.8V for 4ms when the stm32f407 is powered on, and then the program is executed and the output is high level,...; syn222 Embedded System

[Home Smart Lighting Control and Indoor Environment Monitoring System]--2. Play with RSL10-COIN-GEVB: [i=s]This post was last edited by a media student on 2021-4-28 00:14[/i]When I got the development board, I wanted to start with a small one and experience it. After working on it for several days, I ...; 传媒学子 onsemi and Avnet IoT Innovation Design Competition

Help solve the problem of using infrared to control the microcontroller: I don't know the remote control code, what should I do?...; 杰欢欢 MCU

Development of Multi-core Cable Tester: [b]1 Introduction[/b] A wide variety of communication cables and control cables are widely used in various instruments and control equipment. Whether the cable is well-conducted and whether the insula...; 黑衣人 Test/Measurement

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components