HYMD512646A8-L datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > storage> storage> HYMD512646A8-L

HYMD512646A8-L: DescriptionUnbuffered DDR SDRAM DIMM; Categorystorage storage; File Size263KB，16 Pages; ManufacturerSK Hynix; Websitehttp://www.hynix.com/eng/

Download Datasheet Parametric Compare View All

HYMD512646A8-L Overview

Unbuffered DDR SDRAM DIMM

HYMD512646A8-L Parametric

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Maker	SK Hynix
Parts packaging code	DIMM
package instruction	DIMM, DIMM184
Contacts	184
Reach Compliance Code	unknow
ECCN code	EAR99
access mode	DUAL BANK PAGE BURST
Maximum access time	0.8 ns
Other features	AUTO/SELF REFRESH
Maximum clock frequency (fCLK)	125 MHz
I/O type	COMMON
JESD-30 code	R-XDMA-N184
memory density	8589934592 bi
Memory IC Type	DDR DRAM MODULE
memory width	64
Number of functions	1
Number of ports	1
Number of terminals	184
word count	134217728 words
character code	128000000
Operating mode	SYNCHRONOUS
Maximum operating temperature	70 °C
Minimum operating temperature
organize	128MX64
Output characteristics	3-STATE
Package body material	UNSPECIFIED
encapsulated code	DIMM
Encapsulate equivalent code	DIMM184
Package shape	RECTANGULAR
Package form	MICROELECTRONIC ASSEMBLY
Peak Reflow Temperature (Celsius)	NOT SPECIFIED
power supply	2.5 V
Certification status	Not Qualified
refresh cycle	8192
self refresh	YES
Maximum supply voltage (Vsup)	2.7 V
Minimum supply voltage (Vsup)	2.3 V
Nominal supply voltage (Vsup)	2.5 V
surface mount	NO
technology	CMOS
Temperature level	COMMERCIAL
Terminal form	NO LEAD
Terminal pitch	1.27 mm
Terminal location	DUAL
Maximum time at peak reflow temperature	NOT SPECIFIED

Preview

Download Datasheet

View All

128Mx64 bits

Unbuffered DDR SDRAM DIMM

HYMD512646A(L)8-M/K/H/L

DESCRIPTION

Preliminary

Hynix HYMD512646A(L)8-M/K/H/L series is unbuffered 184-pin double data rate Synchronous DRAM Dual In-Line

Memory Modules (DIMMs) which are organized as 128Mx64 high-speed memory arrays. Hynix HYMD512646A(L)8-

M/K/H/L series consists of sixteen 64Mx8 DDR SDRAM in 400mil TSOPII packages on a 184pin glass-epoxy sub-

strate. Hynix HYMD512646A(L)8-M/K/H/L series provide a high performance 8-byte interface in 5.25" width form factor

of industry standard. It is suitable for easy interchange and addition.

Hynix HYMD512646A(L)8-M/K/H/L series is designed for high speed of up to 133MHz and offers fully synchronous

operations referenced to both rising and falling edges of differential clock inputs. While all addresses and control inputs

are latched on the rising edges of the clock, Data, Data strobes and Write data masks inputs are sampled on both ris-

ing and falling edges of it. The data paths are internally pipelined and 2-bit prefetched to achieve very high bandwidth.

All input and output voltage levels are compatible with SSTL_2. High speed frequencies, programmable latencies and

burst lengths allow variety of device operation in high performance memory system.

Hynix HYMD512646A(L)8-M/K/H/L series incorporates SPD(serial presence detect). Serial presence detect function is

implemented via a serial 2,048-bit EEPROM. The first 128 bytes of serial PD data are programmed by Hynix to identify

DIMM type, capacity and other the information of DIMM and the last 128 bytes are available to the customer.

FEATURES

•

1GB (128M x 64) Unbuffered DDR DIMM based on

64Mx8 DDR SDRAM

JEDEC Standard 184-pin dual in-line memory mod-

ule (DIMM)

2.5V +/- 0.2V VDD and VDDQ Power supply

All inputs and outputs are compatible with SSTL_2

interface

Fully differential clock operations (CK & /CK) with

100MHz/133MHz

All addresses and control inputs except Data, Data

strobes and Data masks latched on the rising edges

of the clock

Data(DQ), Data strobes and Write masks latched on

both rising and falling edges of the clock

•

Data inputs on DQS centers when write (centered

DQ)

Data strobes synchronized with output data for read

and input data for write

Programmable CAS Latency 2 / 2.5 supported

Programmable Burst Length 2 / 4 / 8 with both

sequential and interleave mode

tRAS Lock-out function supported

Internal four bank operations with single pulsed RAS

Auto refresh and self refresh supported

8192 refresh cycles / 64ms

•

ORDERING INFORMATION

Part No.

HYMD512646A(L)8-M

HYMD512646A(L)8-K

HYMD512646A(L)8-H

HYMD512646A(L)8-L

=2.5V

DDQ

=2.5V

Power Supply

Clock Frequency

133MHz (DDR266 2-2-2)

133MHz (DDR266A)

133MHz (DDR266B)

100MHz (DDR200)

Interface

Form Factor

SSTL_2

184pin Unbuffered DIMM

5.25 x 1.25 x 0.15 inch

This document is a general product description and is subject to change without notice. Hynix Semiconductor does not assume any

responsibility for use of circuits described. No patent licenses are implied.

Rev. 0.2 / May. 2003

HYMD512646A8-L Related Products

	HYMD512646A8-L	HYMD512646A8-H	HYMD512646A8J-D4	HYMD512646A8J-D43	HYMD512646A8J-J	HYMD512646AL8-M	HYMD512646AL8J-D4
Description	Unbuffered DDR SDRAM DIMM	Unbuffered DDR SDRAM DIMM	Unbuffered DDR SDRAM DIMM	Unbuffered DDR SDRAM DIMM	Unbuffered DDR SDRAM DIMM	Unbuffered DDR SDRAM DIMM	Unbuffered DDR SDRAM DIMM
Is it Rohs certified?	incompatible	incompatible	incompatible	incompatible	incompatible	incompatible	incompatible
Maker	SK Hynix	SK Hynix	SK Hynix	SK Hynix	SK Hynix	SK Hynix	SK Hynix
Parts packaging code	DIMM	DIMM	DIMM	DIMM	DIMM	DIMM	DIMM
package instruction	DIMM, DIMM184	DIMM, DIMM184	DIMM, DIMM184	DIMM, DIMM184	DIMM, DIMM184	DIMM, DIMM184	DIMM, DIMM184
Contacts	184	184	184	184	184	184	184
Reach Compliance Code	unknow	unknow	unknow	unknow	unknow	compli	compli
ECCN code	EAR99	EAR99	EAR99	EAR99	EAR99	EAR99	EAR99
access mode	DUAL BANK PAGE BURST	DUAL BANK PAGE BURST	FOUR BANK PAGE BURST	FOUR BANK PAGE BURST	FOUR BANK PAGE BURST	DUAL BANK PAGE BURST	FOUR BANK PAGE BURST
Maximum access time	0.8 ns	0.75 ns	0.7 ns	0.7 ns	0.7 ns	0.75 ns	0.7 ns
Other features	AUTO/SELF REFRESH	AUTO/SELF REFRESH	AUTO/SELF REFRESH	AUTO/SELF REFRESH	AUTO/SELF REFRESH	AUTO/SELF REFRESH	AUTO/SELF REFRESH
Maximum clock frequency (fCLK)	125 MHz	133 MHz	200 MHz	200 MHz	166 MHz	133 MHz	200 MHz
I/O type	COMMON	COMMON	COMMON	COMMON	COMMON	COMMON	COMMON
JESD-30 code	R-XDMA-N184	R-XDMA-N184	R-XDMA-N184	R-XDMA-N184	R-XDMA-N184	R-XDMA-N184	R-XDMA-N184
memory density	8589934592 bi	8589934592 bi	8589934592 bi	8589934592 bi	8589934592 bi	8589934592 bi	8589934592 bi
Memory IC Type	DDR DRAM MODULE	DDR DRAM MODULE	DDR DRAM MODULE	DDR DRAM MODULE	DDR DRAM MODULE	DDR DRAM MODULE	DDR DRAM MODULE
memory width	64	64	64	64	64	64	64
Number of functions	1	1	1	1	1	1	1
Number of ports	1	1	1	1	1	1	1
Number of terminals	184	184	184	184	184	184	184
word count	134217728 words	134217728 words	134217728 words	134217728 words	134217728 words	134217728 words	134217728 words
character code	128000000	128000000	128000000	128000000	128000000	128000000	128000000
Operating mode	SYNCHRONOUS	SYNCHRONOUS	SYNCHRONOUS	SYNCHRONOUS	SYNCHRONOUS	SYNCHRONOUS	SYNCHRONOUS
Maximum operating temperature	70 °C	70 °C	70 °C	70 °C	70 °C	70 °C	70 °C
organize	128MX64	128MX64	128MX64	128MX64	128MX64	128MX64	128MX64
Output characteristics	3-STATE	3-STATE	3-STATE	3-STATE	3-STATE	3-STATE	3-STATE
Package body material	UNSPECIFIED	UNSPECIFIED	UNSPECIFIED	UNSPECIFIED	UNSPECIFIED	UNSPECIFIED	UNSPECIFIED
encapsulated code	DIMM	DIMM	DIMM	DIMM	DIMM	DIMM	DIMM
Encapsulate equivalent code	DIMM184	DIMM184	DIMM184	DIMM184	DIMM184	DIMM184	DIMM184
Package shape	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR
Package form	MICROELECTRONIC ASSEMBLY	MICROELECTRONIC ASSEMBLY	MICROELECTRONIC ASSEMBLY	MICROELECTRONIC ASSEMBLY	MICROELECTRONIC ASSEMBLY	MICROELECTRONIC ASSEMBLY	MICROELECTRONIC ASSEMBLY
Peak Reflow Temperature (Celsius)	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED
power supply	2.5 V	2.5 V	2.5 V	2.5 V	2.5 V	2.5 V	2.5 V
Certification status	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified
refresh cycle	8192	8192	8192	8192	8192	8192	8192
self refresh	YES	YES	YES	YES	YES	YES	YES
Maximum supply voltage (Vsup)	2.7 V	2.7 V	2.7 V	2.7 V	2.7 V	2.7 V	2.7 V
Minimum supply voltage (Vsup)	2.3 V	2.3 V	2.5 V	2.5 V	2.3 V	2.3 V	2.5 V
Nominal supply voltage (Vsup)	2.5 V	2.5 V	2.6 V	2.6 V	2.5 V	2.5 V	2.6 V
surface mount	NO	NO	NO	NO	NO	NO	NO
technology	CMOS	CMOS	CMOS	CMOS	CMOS	CMOS	CMOS
Temperature level	COMMERCIAL	COMMERCIAL	COMMERCIAL	COMMERCIAL	COMMERCIAL	COMMERCIAL	COMMERCIAL
Terminal form	NO LEAD	NO LEAD	NO LEAD	NO LEAD	NO LEAD	NO LEAD	NO LEAD
Terminal pitch	1.27 mm	1.27 mm	1.27 mm	1.27 mm	1.27 mm	1.27 mm	1.27 mm
Terminal location	DUAL	DUAL	DUAL	DUAL	DUAL	DUAL	DUAL
Maximum time at peak reflow temperature	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED
length	-	-	133.35 mm	133.35 mm	133.35 mm	-	133.35 mm
Maximum seat height	-	-	4 mm	4 mm	4 mm	-	4 mm
width	-	-	31.75 mm	31.75 mm	31.75 mm	-	31.75 mm

Recommended Resources

An operational amplifier with very high amplification

Circuit diagram of triode inverter

Generator longitudinal differential protection circuit with fast saturation converter

Photoresistor-Thyristor light-controlled switch

Anti-transient interference test circuit

Temperature detection circuit suitable for RS232 serial port

MATLAB simulation study of a new type of single-phase pulse rectifier: MATLAB simulation study of a new type of single-phase pulse rectifierAbstract: A new type of pulse rectifier is proposed, and its working principle and control scheme are introduced in detail. A MATLA...; zbz0529 Analog electronics

CAN communication between two boards: [size=3] Two 5K31 boards are communicating via CAN. How should the timing be set? If one is only responsible for sending data and the other is only responsible for receiving data, how can this be solv...; benbending Microcontroller MCU

FPGA big company interview written test digital electronics part (transferred): [size=10pt] [b]1: What are synchronous logic and asynchronous logic? (Hanwang) [/b] [/size] [align=left][size=10pt] Synchronous logic is a fixed cause-and-effect relationship between clocks. Asynchron...; 白丁 FPGA/CPLD

Please help me find out what is wrong with this STC AD conversion voltage measurement program, thank you: #include "ADC voltage table.H" #include intrins.h uchar value; void adc_init(uchar ch) { ADC_CONTR = AD_SPEED; //Select AD conversion ch=0x07; //Select channel ADC_CONTR =ch; ADC_CONTR |= 0x80; // Tur...; ylf175300 51mcu

Compile Errors: How to solve the error in the figure when compiling?...; 大炮的哈哈哈 RF/Wirelessly

Wince gets the mouse movement message?!: I am developing wince applications under win7 and running the program on the simulator. I want to get the current mouse movement information. If I use wm_mousemove, it will always be triggered. I don'...; lzg2002nian Embedded System

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components