531JC139M000DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 531JC139M000DG

531JC139M000DG: DescriptionCMOS Output Clock Oscillator, 139MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531JC139M000DG Overview

CMOS Output Clock Oscillator, 139MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531JC139M000DG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Other features	TRAY
Frequency Adjustment - Mechanical	NO
frequency stability	7%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	139 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	CMOS
physical size	7.0mm x 5.0mm x 1.85mm
Maximum supply voltage	1.89 V
Minimum supply voltage	1.71 V
Nominal supply voltage	1.8 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Circuit diagram of miniature wireless alarm transmitter

MAX233-233A multi-channel data interface circuit

Light control switch circuit 3 controlled by flashlight

Simplified form of practical tone circuit with R4 attached

A5350 photoelectric smoke detector circuit - typical application

Circuit diagram starting from 0V

Zero-copy problem with multi-port network cards: I have already realized zero copy of single-port network card, that is, the network card DMAs the data packet into the ring. My question now is whether the data packets received by several ports of mu...; liehu_4061 Embedded System

How to read circuit diagrams Recommended resources 4. Teach you how to read "analog circuit diagrams": [align=center][size=5]How to read circuit diagrams Recommended resources 4. [color=rgb(0, 0, 0)][font=微软雅黑]Teach you how to read "analog circuit diagrams"[/font][/color][/size][/align] [color=#000][fo...; tiankai001 Download Centre

GD32VF103V-EVAL Review——by littleshrimp: @littleshrimpThe first GD32VF103 project Create a GD32VF103 project using Visual Studio Code Use NucleiStudio to import GD32VF103_Demo_Suites routine GD32VF103V_EVAL uses USB to serial port function G...; okhxyyo Domestic Chip Exchange

A brief discussion on the dropout and power consumption of low dropout linear regulators (LDO): This paper discusses Low Dropout Line Regulator（ LDO）fundamental principle and Dropout，Power Dissipation...; frozenviolet Analog electronics

Select problem in VxWorks (who has used select to send and receive TCP or Udp data): [code] while(true){ assert(errno==0);//The error number here is equal to 0 int ret=select(nfds+1,&readFs,NULL,NULL,&timeOut); if( ret>0 ){ assert(errno==0x3d0002);//It must be 0x3d0002 (S_objLib_OBJ_U...; walkincloud517 Real-time operating system RTOS

How to read and write FPGA RAM in SoC ARM: I want to read and write the RAM on the FPGA side on the arm side, but I don't know what function to use to read and write, alt_write_word, alt_read_word, is it possible? If it is possible, how to rea...; flyingcool FPGA/CPLD

Shortcut: 00 01 02 03 04 05 06 07 08 09 0A 0C 0F 0J 0L 0M 0R 0S 0T 0Z 10 11 12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E 1F 1H 1K 1M 1N 1P 1S 1T 1V 1X 1Z 20 21 22 23 24 25 26 27 28 29 2A 2B 2C 2D 2E 2F 2G 2K 2M 2N 2P 2Q 2R 2S 2T 2W 2Z 30 31 32 33 34 35 36 37 38 39 3A 3B 3C 3D 3E 3F 3G 3H 3J 3K 3L 3M 3N 3P 3R 3S 3T 3V 40 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 4M 4N 4P 4S 4T 50 51 52 53 54 55 56 57 58 59 5A 5B 5C 5E 5G 5H 5K 5M 5N 5P 5S 5T 5V 60 61 62 63 64 65 66 67 68 69 6A 6C 6E 6F 6M 6N 6P 6R 6S 6T 70 71 72 73 74 75 76 77 78 79 7A 7B 7C 7M 7N 7P 7Q 7V 7W 7X 80 81 82 83 84 85 86 87 88 89 8A 8D 8E 8L 8N 8P 8S 8T 8W 8Y 8Z 90 91 92 93 94 95 96 97 98 99 9A 9B 9C 9D 9F 9G 9H 9L 9S 9T 9W

Popular Components