M7A3PE1500-2FGG484 datasheet, PDF

Datasheet> All Categories > Programmable logic devices> Programmable logic> M7A3PE1500-2FGG484

M7A3PE1500-2FGG484: DescriptionField Programmable Gate Array, 1500000 Gates, 38400-Cell, CMOS, PBGA484, 1 MM PITCH, GREEN, FBGA-484; CategoryProgrammable logic devices Programmable logic; File Size3MB，186 Pages; ManufacturerMicrosemi; Websitehttps://www.microsemi.com; Environmental Compliance

Download Datasheet Parametric View All

M7A3PE1500-2FGG484 Overview

Field Programmable Gate Array, 1500000 Gates, 38400-Cell, CMOS, PBGA484, 1 MM PITCH, GREEN, FBGA-484

M7A3PE1500-2FGG484 Parametric

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Maker	Microsemi
package instruction	BGA, BGA484,22X22,40
Reach Compliance Code	compliant
JESD-30 code	S-PBGA-B484
JESD-609 code	e1
length	23 mm
Humidity sensitivity level	3
Equivalent number of gates	1500000
Number of entries	280
Number of logical units	38400
Output times	280
Number of terminals	484
Maximum operating temperature	70 °C
Minimum operating temperature
organize	1500000 GATES
Package body material	PLASTIC/EPOXY
encapsulated code	BGA
Encapsulate equivalent code	BGA484,22X22,40
Package shape	SQUARE
Package form	GRID ARRAY
Peak Reflow Temperature (Celsius)	250
power supply	1.5/3.3 V
Programmable logic type	FIELD PROGRAMMABLE GATE ARRAY
Certification status	Not Qualified
Maximum seat height	2.44 mm
Maximum supply voltage	1.575 V
Minimum supply voltage	1.425 V
Nominal supply voltage	1.5 V
surface mount	YES
technology	CMOS
Temperature level	COMMERCIAL
Terminal surface	TIN SILVER COPPER
Terminal form	BALL
Terminal pitch	1 mm
Terminal location	BOTTOM
Maximum time at peak reflow temperature	40
width	23 mm

Preview

Download Datasheet

View All

v2.0

ProASIC

3E Flash Family FPGAs

with Optional Soft ARM

Support

Features and Benefits

High Capacity

•

600 k to 3 Million System Gates

108 to 504 kbits of True Dual-Port SRAM

Up to 616 User I/Os

130-nm, 7-Layer Metal (6 Copper), Flash-Based CMOS

Process

Live at Power-Up (LAPU) Level 0 Support

Single-Chip Solution

Retains Programmed Design when Powered Off

1 kbit of FlashROM with Synchronous Interfacing

350 MHz System Performance

3.3 V, 66 MHz 64-Bit PCI

Secure ISP Using On-Chip 128-Bit Advanced Encryption

Standard (AES) Decryption via JTAG (IEEE 1532–

compliant)

FlashLock

to Secure FPGA Contents

Core Voltage for Low Power

Support for 1.5-V-Only Systems

Low-Impedance Flash Switches

Segmented, Hierarchical Routing and Clock Structure

Ultra-Fast Local and Long-Line Network

Enhanced High-Speed, Very-Long-Line Network

High-Performance, Low-Skew Global Network

Architecture Supports Ultra-High Utilization

Pro (Professional) I/O

•

700 Mbps DDR, LVDS-Capable I/Os

1.5 V, 1.8 V, 2.5 V, and 3.3 V Mixed-Voltage Operation

Bank-Selectable I/O Voltages—Up to 8 Banks per Chip

Single-Ended I/O Standards: LVTTL, LVCMOS 3.3 V /

2.5 V / 1.8 V / 1.5 V, 3.3 V PCI / 3.3 V PCI-X,

and

LVCMOS 2.5 V / 5.0 V Input

Differential I/O Standards: LVPECL, LVDS, BLVDS, and

M-LVDS

Voltage-Referenced I/O Standards: GTL+ 2.5 V / 3.3 V,

GTL 2.5 V / 3.3 V, HSTL Class I and II, SSTL2 Class I and II,

SSTL3 Class I and II

I/O Registers on Input, Output, and Enable Paths

Hot-Swappable and Cold Sparing I/Os

Programmable Output Slew Rate and Drive Strength

Programmable Input Delay

Schmitt Trigger Option on Single-Ended Inputs

Weak Pull-Up/Down

IEEE 1149.1 (JTAG) Boundary Scan Test

Pin-Compatible Packages Across the ProASIC3E Family

Six CCC Blocks, Each with an Integrated PLL

Configurable Phase-Shift, Multiply/Divide, Delay

Capabilities and External Feedback, Multiply/Divide,

Delay Capabilities, and External Feedback

Wide Input Frequency Range (1.5 MHz to 200 MHz)

CoreMP7Sd (with debug) and CoreMP7S (without debug

Variable-Aspect-Ratio 4,608-Bit RAM Blocks (×1, ×2,

×4, ×9, and ×18 Organizations Available)

True Dual-Port SRAM (except ×18)

24 SRAM and FIFO Configurations with Synchronous

Operation up to 350 MHz

CoreMP7Sd (with debug) and CoreMP7S (without

debug)

Reprogrammable Flash Technology

On-Chip User Nonvolatile Memory

High Performance

In-System Programming (ISP) and Security

Clock Conditioning Circuit (CCC) and PLL

Low Power

SRAMs and FIFOs

High-Performance Routing Hierarchy

Soft ARM7™ Core Support in M7 ProASIC3E Devices

•

Table 1 •

ProASIC3E Product Family

A3PE600

M7A3PE600

600 k

13,824

108

Yes

270

PQ208

FG256, FG484

A3PE1500

M7A3PE1500

1.5 M

38,400

270

Yes

444

PQ208

FG484, FG676

A3PE3000

M7A3PE3000

75,264

504

112

Yes

616

PQ208

FG484, FG896

ProASIC3E Devices

ARM-Enabled ProASIC3E Devices

System Gates

VersaTiles (D-flip-flops)

RAM kbits (1,024 bits)

4,608-Bit Blocks

FlashROM Bits

Secure (AES) ISP

CCCs with Integrated PLLs

VersaNet Globals

I/O Banks

Maximum User I/Os

Package Pins

PQFP

FBGA

Notes:

Refer to the

CoreMP7

datasheet for more information.

The PQ208 package has six CCCs and two PLLs.

Six chip (main) and three quadrant global networks are available.

For devices supporting lower densities, refer to the

ProASIC3 Flash FPGAs

datasheet.

April 2007

See the Actel website for the latest version of the datasheet.

ProASIC3E Flash Family FPGAs

Table of Contents

Introduction and Overview

General Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1-1

Related Documents . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1-6

Device Architecture

Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-1

Device Overview . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-2

Pin Descriptions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-51

Software Tools . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-53

Programming . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-53

Security . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-53

ISP . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-54

DC and Switching Characteristics

General Specifications . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3-1

Calculating Power Dissipation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3-5

User I/O Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3-11

VersaTile Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3-60

Global Resource Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3-64

Embedded SRAM and FIFO Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3-67

Embedded FlashROM Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3-79

JTAG 1532 Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3-80

Package Pin Assignments

208-Pin PQFP . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4-1

256-Pin FBGA . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4-8

484-Pin FBGA . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4-12

676-Pin FBGA . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4-23

896-Pin FBGA . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4-31

Datasheet Information

List of Changes . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5-1

Datasheet Categories . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5-5

Export Administration Regulations (EAR) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5-5

v2.0

Recommended Resources

Electromagnetic operated circuit breaker control and signaling circuit

Thyristor controlled energy consumption braking circuit

Motorcycle anti-theft alarm circuit-b

Basic application intermittent conductive application circuit diagram of the MAX736 series

Cable test circuit

Rice cooker circuit diagram 01

Really need help!! About c8051f320 and usbxpress: I'm working on the USB communication of f320 recently. Recently, a problem has occurred. When the development board is connected to the computer via USB alone, the USBXpress device can be displayed in...; lukeviso Embedded System

DSP28335 interrupt configuration: External interrupt initialization #include “extint.h” //Both buttons and external interrupts use GPIO13, query and interrupt cannot be used at the same timevoid InitExtInt(void){ EALLOW;GpioCtrlRegs.G...; fish001 Microcontroller MCU

[National College Student Electronic Design Competition] Come and show your results: I guess there should be quite a few college students participating in this competition. I just finished the evaluation today. I don't know how everyone's competition results are, come in and show your...; a828378 Electronics Design Contest

About ZLG file system zlg/fs, if you have used zlg/fs, please come in: If you have used zlg/fs, please come in. When I use zlg/fs and zlg/sd drivers to write to the SD card, why is the data not written to the file? It just creates a file. I still use the AllCacheWriteBac...; wc8114994 Embedded System

Why is the voltage after the op amp voltage division not 12V?: This is a circuit I simulated. Why is the voltage of the red circle not 12V?...; bigbat Analog electronics

Please tell me about the use of scheduled interrupts in UCOS in LM8962: Please tell me, I used timer 0 in UCOS. The following is the configuration code. void TP_Interrupt_Timer0(void) {#if OS_CRITICAL_METHOD == 3OS_CPU_SR cpu_sr;#endifOS_ENTER_CRITICAL();OSIntNesting++;OS...; edisonwywy Microcontroller MCU

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components