MT8870DN datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Wireless rf/communication> Telecom circuit> MT8870DN

MT8870DN: DescriptionDTMF Signaling Circuit, CMOS, PDSO20, SSOP-20; CategoryWireless rf/communication Telecom circuit; File Size137KB，17 Pages; ManufacturerDynex; Websitehttp://www.dynexsemi.com/

Download Datasheet Parametric Compare View All

MT8870DN Overview

DTMF Signaling Circuit, CMOS, PDSO20, SSOP-20

MT8870DN Parametric

Parameter Name	Attribute value
Maker	Dynex
Parts packaging code	SSOP
package instruction	SSOP,
Contacts	20
Reach Compliance Code	unknown
JESD-30 code	R-PDSO-G20
length	7.2 mm
Number of functions	1
Number of terminals	20
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Package body material	PLASTIC/EPOXY
encapsulated code	SSOP
Package shape	RECTANGULAR
Package form	SMALL OUTLINE, SHRINK PITCH
Certification status	Not Qualified
Maximum seat height	2 mm
Nominal supply voltage	5 V
surface mount	YES
technology	CMOS
Telecom integrated circuit types	DTMF SIGNALING CIRCUIT
Temperature level	INDUSTRIAL
Terminal form	GULL WING
Terminal pitch	0.635 mm
Terminal location	DUAL
width	5.3 mm

Preview

Download Datasheet

View All

ISO

-CMOS

MT8870D/MT8870D-1

Integrated DTMF Receiver

Features

•

Complete DTMF Receiver

Low power consumption

Internal gain setting ampliﬁer

Adjustable guard time

Central ofﬁce quality

Power-down mode

Inhibit mode

Backward compatible with

MT8870C/MT8870C-1

ISSUE 5

March 1997

Ordering Information

MT8870DE/DE-1 18 Pin Plastic DIP

MT8870DS/DS-1 18 Pin SOIC

MT8870DN/DN-1 20 Pin SSOP

-40

°C

to +85

°C

Description

The MT8870D/MT8870D-1 is a complete DTMF

receiver integrating both the bandsplit ﬁlter and

digital decoder functions. The ﬁlter section uses

switched capacitor techniques for high and low

group ﬁlters; the decoder uses digital counting

techniques to detect and decode all 16 DTMF tone-

pairs into a 4-bit code. External component count is

minimized by on chip provision of a differential input

ampliﬁer, clock oscillator and latched three-state bus

interface.

Applications

•

Receiver system for British Telecom (BT) or

CEPT Spec (MT8870D-1)

Paging systems

Repeater systems/mobile radio

Credit card systems

Remote control

Personal computers

Telephone answering machine

VDD

VSS

VRef

INH

PWDN

Bias

Circuit

VRef

Buffer

Chip Chip

Power Bias

IN +

IN -

Dial

Tone

Filter

High Group

Filter

Zero Crossing

Detectors

Low Group

Filter

Digital

Detection

Algorithm

Code

Converter

and Latch

to all

Chip

Clocks

Steering

Logic

OSC1

OSC2

St/GT

ESt

STD

TOE

Figure 1 - Functional Block Diagram

4-11

MT8870DN Related Products

	MT8870DN	MT8870DE	MT8870DN-1	MT8870DS	MT8870DS-1	MT8870DE-1
Description	DTMF Signaling Circuit, CMOS, PDSO20, SSOP-20	DTMF Signaling Circuit, CMOS, PDIP18, DIP-18	DTMF Signaling Circuit, CMOS, PDSO20, SSOP-20	DTMF Signaling Circuit, CMOS, PDSO18, SOIC-18	DTMF Signaling Circuit, CMOS, PDSO18, SOIC-18	DTMF Signaling Circuit, CMOS, PDIP18, DIP-18
Parts packaging code	SSOP	DIP	SSOP	SOIC	SOIC	DIP
package instruction	SSOP,	DIP,	SSOP,	SOP,	SOP,	DIP,
Contacts	20	18	20	18	18	18
Reach Compliance Code	unknown	unknown	unknown	unknown	unknown	unknown
JESD-30 code	R-PDSO-G20	R-PDIP-T18	R-PDSO-G20	R-PDSO-G18	R-PDSO-G18	R-PDIP-T18
length	7.2 mm	22.86 mm	7.2 mm	11.55 mm	11.55 mm	22.86 mm
Number of functions	1	1	1	1	1	1
Number of terminals	20	18	20	18	18	18
Maximum operating temperature	85 °C	85 °C	85 °C	85 °C	85 °C	85 °C
Minimum operating temperature	-40 °C	-40 °C	-40 °C	-40 °C	-40 °C	-40 °C
Package body material	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY
encapsulated code	SSOP	DIP	SSOP	SOP	SOP	DIP
Package shape	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR
Package form	SMALL OUTLINE, SHRINK PITCH	IN-LINE	SMALL OUTLINE, SHRINK PITCH	SMALL OUTLINE	SMALL OUTLINE	IN-LINE
Certification status	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified
Maximum seat height	2 mm	5.33 mm	2 mm	2.65 mm	2.65 mm	5.33 mm
Nominal supply voltage	5 V	5 V	5 V	5 V	5 V	5 V
surface mount	YES	NO	YES	YES	YES	NO
technology	CMOS	CMOS	CMOS	CMOS	CMOS	CMOS
Telecom integrated circuit types	DTMF SIGNALING CIRCUIT	DTMF SIGNALING CIRCUIT	DTMF SIGNALING CIRCUIT	DTMF SIGNALING CIRCUIT	DTMF SIGNALING CIRCUIT	DTMF SIGNALING CIRCUIT
Temperature level	INDUSTRIAL	INDUSTRIAL	INDUSTRIAL	INDUSTRIAL	INDUSTRIAL	INDUSTRIAL
Terminal form	GULL WING	THROUGH-HOLE	GULL WING	GULL WING	GULL WING	THROUGH-HOLE
Terminal pitch	0.635 mm	2.54 mm	0.635 mm	1.27 mm	1.27 mm	2.54 mm
Terminal location	DUAL	DUAL	DUAL	DUAL	DUAL	DUAL
width	5.3 mm	7.62 mm	5.3 mm	7.493 mm	7.493 mm	7.62 mm
Maker	Dynex	-	Dynex	Dynex	Dynex	Dynex

Recommended Resources

Tri-state buffer logic symbol

Field effect transistor OCL power amplifier circuit

Module data experimental circuit diagram

Voltage regulation, charging and inverter three-purpose instrument circuit

Practical circuit of ringing switching power supply

15V VMOS tube regulated power supply circuit

About good and bad?: One day, a friend asked me: Who is a good person? Who is a bad person? This question is a bit complicated. From ancient times to the present, there seems to be no precise definition, and it is not cle...; 张无忌1987 Talking

LIS2DS12 three-axis accelerometer package and code: Data sheet:Code:Package:Official evaluation board gerber file:...; littleshrimp MEMS sensors

EEWORLD University----[High Precision Laboratory] Interface: 3 Ethernet: [High Precision Laboratory] Interface: 3 Ethernet : https://training.eeworld.com.cn/course/5632...; hi5 Analog electronics

【Altera SoC Experience Tour】+System Loading and Startup Discussion: [i=s]This post was last edited by Xidianboy on 2015-4-19 08:30[/i] This post mainly discusses and verifies the characteristics or advantages of Altera's SOC FPGA startup. Because I have worked on FPGA...; Xidianboy FPGA/CPLD

Set/Reset Flip-Flop Using Rail-to-Rail Op Amp: [i=s]This post was last edited by dontium on 2015-1-23 11:28[/i] [p=30, null, left][font=宋体][font=Verdana][color=#000000] You can make a set/reset flip-flop using two NAND or NOR gates, or you can use...; qwqwqw2088 Analogue and Mixed Signal

40 MCU experiments to help you succeed: 40 MCU experiments to help you succeed...; 二哈 51mcu

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components