EEWORLDEEWORLDEEWORLD

Part Number

Search

CMOSLDM-90T

Description
Active Delay Line, 1-Func, 5-Tap, True Output, CMOS, 0.150 INCH HEIGHT, DIP-14/8
Categorylogic    logic   
File Size1MB,2 Pages
ManufacturerEngineered Components Co.
Download Datasheet Parametric Compare View All

CMOSLDM-90T Overview

Active Delay Line, 1-Func, 5-Tap, True Output, CMOS, 0.150 INCH HEIGHT, DIP-14/8

CMOSLDM-90T Parametric

Parameter NameAttribute value
MakerEngineered Components Co.
Parts packaging codeDIP
package instructionDIP, DIP14,.3
Contacts14
Reach Compliance Codeunknown
Other featuresTAP TO TAP DELAY TOL.[NS] VARIES; BURNED-IN TO LEVEL B OF MIL-STD-883; MAX RISE TIME CAPTURED
seriesCMOS/TTL
JESD-30 codeR-XDIP-P8
length20.32 mm
Logic integrated circuit typeACTIVE DELAY LINE
Number of functions1
Number of taps/steps5
Number of terminals8
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Output polarityTRUE
Package body materialUNSPECIFIED
encapsulated codeDIP
Encapsulate equivalent codeDIP14,.3
Package shapeRECTANGULAR
Package formIN-LINE
power supply5 V
programmable delay lineNO
Prop。Delay @ Nom-Sup90 ns
Certification statusNot Qualified
Maximum supply voltage (Vsup)5.5 V
Minimum supply voltage (Vsup)4.5 V
Nominal supply voltage (Vsup)5 V
surface mountNO
technologyCMOS
Temperature levelINDUSTRIAL
Terminal formPIN/PEG
Terminal pitch2.54 mm
Terminal locationDUAL
Total delay nominal (td)90 ns
width7.62 mm

CMOSLDM-90T Related Products

CMOSLDM-90T CMOSLDM-125T CMOSLDM-26T CMOSLDM-51T CMOSLDM-100T CMOSLDM-59T CMOSLDM-80T CMOSLDM-85T
Description Active Delay Line, 1-Func, 5-Tap, True Output, CMOS, 0.150 INCH HEIGHT, DIP-14/8 Active Delay Line, 1-Func, 5-Tap, True Output, CMOS, 0.150 INCH HEIGHT, DIP-14/8 Active Delay Line, 1-Func, 5-Tap, True Output, CMOS, 0.150 INCH HEIGHT, DIP-14/8 Active Delay Line, 1-Func, 5-Tap, True Output, CMOS, 0.150 INCH HEIGHT, DIP-14/8 Active Delay Line, 1-Func, 5-Tap, True Output, CMOS, 0.150 INCH HEIGHT, DIP-14/8 Active Delay Line, 1-Func, 5-Tap, True Output, CMOS, 0.150 INCH HEIGHT, DIP-14/8 Active Delay Line, 1-Func, 5-Tap, True Output, CMOS, 0.150 INCH HEIGHT, DIP-14/8 Active Delay Line, 1-Func, 5-Tap, True Output, CMOS, 0.150 INCH HEIGHT, DIP-14/8
Parts packaging code DIP DIP DIP DIP DIP DIP DIP DIP
package instruction DIP, DIP14,.3 DIP, DIP14,.3 DIP, DIP14,.3 DIP, DIP14,.3 DIP, DIP14,.3 DIP, DIP14,.3 DIP, DIP14,.3 DIP, DIP14,.3
Contacts 14 14 14 14 14 14 14 14
Reach Compliance Code unknown unknown unknown unknown unknown unknown unknown unknown
Other features TAP TO TAP DELAY TOL.[NS] VARIES; BURNED-IN TO LEVEL B OF MIL-STD-883; MAX RISE TIME CAPTURED TAP TO TAP DELAY TOL.[NS] VARIES; BURNED-IN TO LEVEL B OF MIL-STD-883; MAX RISE TIME CAPTURED INPUT TO 1ST TAP DELAY = 16NS; BURNED-IN TO LEVEL B OF MIL-STD-883; MAX RISE TIME CAPTURED INPUT TO 1ST TAP DELAY = 15NS; BURNED-IN TO LEVEL B OF MIL-STD-883; MAX RISE TIME CAPTURED TAP TO TAP DELAY TOL.[NS] VARIES; BURNED-IN TO LEVEL B OF MIL-STD-883; MAX RISE TIME CAPTURED INPUT TO 1ST TAP DELAY = 15NS; BURNED-IN TO LEVEL B OF MIL-STD-883; MAX RISE TIME CAPTURED TAP TO TAP DELAY TOL.[NS] VARIES; BURNED-IN TO LEVEL B OF MIL-STD-883; MAX RISE TIME CAPTURED TAP TO TAP DELAY TOL.[NS] VARIES; BURNED-IN TO LEVEL B OF MIL-STD-883; MAX RISE TIME CAPTURED
series CMOS/TTL CMOS/TTL CMOS/TTL CMOS/TTL CMOS/TTL CMOS/TTL CMOS/TTL CMOS/TTL
JESD-30 code R-XDIP-P8 R-XDIP-P8 R-XDIP-P8 R-XDIP-P8 R-XDIP-P8 R-XDIP-P8 R-XDIP-P8 R-XDIP-P8
length 20.32 mm 20.32 mm 20.32 mm 20.32 mm 20.32 mm 20.32 mm 20.32 mm 20.32 mm
Logic integrated circuit type ACTIVE DELAY LINE ACTIVE DELAY LINE ACTIVE DELAY LINE ACTIVE DELAY LINE ACTIVE DELAY LINE ACTIVE DELAY LINE ACTIVE DELAY LINE ACTIVE DELAY LINE
Number of functions 1 1 1 1 1 1 1 1
Number of taps/steps 5 5 5 5 5 5 5 5
Number of terminals 8 8 8 8 8 8 8 8
Maximum operating temperature 85 °C 85 °C 85 °C 85 °C 85 °C 85 °C 85 °C 85 °C
Minimum operating temperature -40 °C -40 °C -40 °C -40 °C -40 °C -40 °C -40 °C -40 °C
Output polarity TRUE TRUE TRUE TRUE TRUE TRUE TRUE TRUE
Package body material UNSPECIFIED UNSPECIFIED UNSPECIFIED UNSPECIFIED UNSPECIFIED UNSPECIFIED UNSPECIFIED UNSPECIFIED
encapsulated code DIP DIP DIP DIP DIP DIP DIP DIP
Encapsulate equivalent code DIP14,.3 DIP14,.3 DIP14,.3 DIP14,.3 DIP14,.3 DIP14,.3 DIP14,.3 DIP14,.3
Package shape RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR
Package form IN-LINE IN-LINE IN-LINE IN-LINE IN-LINE IN-LINE IN-LINE IN-LINE
power supply 5 V 5 V 5 V 5 V 5 V 5 V 5 V 5 V
programmable delay line NO NO NO NO NO NO NO NO
Prop。Delay @ Nom-Sup 90 ns 125 ns 26 ns 51 ns 100 ns 59 ns 80 ns 85 ns
Certification status Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified
Maximum supply voltage (Vsup) 5.5 V 5.5 V 5.5 V 5.5 V 5.5 V 5.5 V 5.5 V 5.5 V
Minimum supply voltage (Vsup) 4.5 V 4.5 V 4.5 V 4.5 V 4.5 V 4.5 V 4.5 V 4.5 V
Nominal supply voltage (Vsup) 5 V 5 V 5 V 5 V 5 V 5 V 5 V 5 V
surface mount NO NO NO NO NO NO NO NO
technology CMOS CMOS CMOS CMOS CMOS CMOS CMOS CMOS
Temperature level INDUSTRIAL INDUSTRIAL INDUSTRIAL INDUSTRIAL INDUSTRIAL INDUSTRIAL INDUSTRIAL INDUSTRIAL
Terminal form PIN/PEG PIN/PEG PIN/PEG PIN/PEG PIN/PEG PIN/PEG PIN/PEG PIN/PEG
Terminal pitch 2.54 mm 2.54 mm 2.54 mm 2.54 mm 2.54 mm 2.54 mm 2.54 mm 2.54 mm
Terminal location DUAL DUAL DUAL DUAL DUAL DUAL DUAL DUAL
Total delay nominal (td) 90 ns 125 ns 26 ns 51 ns 100 ns 59 ns 80 ns 85 ns
width 7.62 mm 7.62 mm 7.62 mm 7.62 mm 7.62 mm 7.62 mm 7.62 mm 7.62 mm
Base Number Matches - 1 1 1 1 1 - -
The complete list of transistors is quite practical
[i=s] This post was last edited by paulhyde on 2014-9-15 09:40 [/i] The complete guide to transistors is quite useful. Please allow me to make a little money. Please forgive me....
江汉大学南瓜 Electronics Design Contest
ATMEGA16 vs NRF24L01
I have been working on the communication between NRF24L01 and ATmega16 recently. I don't know if there is any problem with the program. The two LEDs of the receiving module will light up only when the...
aa561950690 MCU
[AT-START-F403A Review] 1. Unboxing and Environment Setup
This event was really quick. I received a package after get off work today. When I got home and opened it, it was the board I liked. When I looked more closely, it was the Yatli that participated in t...
ddllxxrr Domestic Chip Exchange
EEWORLD University Hall ---- A simple and reliable supercapacitor charging solution: can automatically limit the input current amplitude
A simple and reliable supercapacitor charging solution: can automatically limit the input current amplitude : https://training.eeworld.com.cn/course/4549...
hi5 Power technology
How to manage two APs and dynamically switch between one in the foreground and the other in the background?
How to manage two APs and dynamically switch between one in the foreground and the other in the background?...
caoyuancn Embedded System
What do dielectric loss and conductance loss mean in capacitor loss?
What do dielectric loss and conductance loss mean in capacitor loss?...
深圳小花 PCB Design

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2505  933  2404  831  2204  51  19  49  17  45 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号