EEWORLDEEWORLDEEWORLD

Part Number

Search

JANHCA2N6756

Description
Power Field-Effect Transistor, 14A I(D), 100V, 1-Element, N-Channel, Silicon, Metal-oxide Semiconductor FET, DIE-3
CategoryDiscrete semiconductor    The transistor   
File Size635KB,25 Pages
ManufacturerInfineon
Websitehttp://www.infineon.com/
Download Datasheet Parametric Compare View All

JANHCA2N6756 Overview

Power Field-Effect Transistor, 14A I(D), 100V, 1-Element, N-Channel, Silicon, Metal-oxide Semiconductor FET, DIE-3

JANHCA2N6756 Parametric

Parameter NameAttribute value
Is it Rohs certified?incompatible
package instructionDIE-3
Reach Compliance Codecompli
ECCN codeEAR99
Shell connectionDRAIN
ConfigurationSINGLE
Minimum drain-source breakdown voltage100 V
Maximum drain current (ID)14 A
FET technologyMETAL-OXIDE SEMICONDUCTOR
JESD-30 codeR-XUUC-N3
JESD-609 codee0
Number of components1
Number of terminals3
Operating modeENHANCEMENT MODE
Maximum operating temperature150 °C
Package body materialUNSPECIFIED
Package shapeRECTANGULAR
Package formUNCASED CHIP
Peak Reflow Temperature (Celsius)NOT SPECIFIED
Polarity/channel typeN-CHANNEL
Maximum power dissipation(Abs)75 W
Maximum pulsed drain current (IDM)56 A
Certification statusQualified
GuidelineMIL-19500/542G
surface mountYES
Terminal surfaceTin/Lead (Sn/Pb)
Terminal formNO LEAD
Terminal locationUPPER
Maximum time at peak reflow temperatureNOT SPECIFIED
transistor applicationsSWITCHING
Transistor component materialsSILICON
Base Number Matches1
The documentation and process conversion
measures necessary to comply with this revision
shall be completed by 22 December 2011.
INCH-POUND
MIL-PRF-19500/542J
22 September 2011
SUPERSEDING
MIL-PRF-19500/542H
26 April 2010
PERFORMANCE SPECIFICATION SHEET
SEMICONDUCTOR DEVICE, TRANSISTOR, FIELD EFFECT, N-CHANNEL,
SILICON, TYPES 2N6756, 2N6758, 2N6760, 2N6762,
JAN, JANTX, JANTXV, JANS, JANHC, AND JANKC
This specification is approved for use by all Departments
and Agencies of the Department of Defense.
The requirements for acquiring the product described herein shall consist of
this specification sheet and
MIL-PRF-19500.
1. SCOPE
1.1 Scope. This specification covers the performance requirements for N-channel, enhancement-mode, MOSFET,
power transistors. Four levels of product assurance are provided for each encapsulated device type as specified in
MIL-PRF-19500
and two levels of product assurance are provided for each unencapsulated device type.
1.2 Physical dimensions. See
figure 1
(TO-204AA; formerly TO-3),
figure 2,
and
3
for JANHC and JANKC die
dimensions. See
6.6
for unencapsulated device types.
1.3 Maximum ratings. Unless otherwise specified, T
A
= +25°C.
P
T
(1)
Type
T
C
=
+25°C
W
2N6756
2N6758
2N6760
2N6762
I
S
Type
(4)
A dc
2N6756
2N6758
2N6760
2N6762
14.0
9.0
5.5
4.5
A (pk)
56
36
22
18
°C
-55 to +150
-55 to +150
-55 to +150
-55 to +150
75
75
75
75
I
DM
T
C
=
+25°C
(free air)
W
4
4
4
4
T
C
= +25°C
V dc
100
200
400
500
V dc
100
200
400
500
V
ISO
100,000
feet
altitude
V dc
±
20
±
20
±
20
±
20
A dc
14.0
9.0
5.5
4.5
T
C
= +100°C
A dc
9.0
6.0
3.5
3.0
R
θ
JC
max
T
J
= +25°C
ohms
0.18
0.4
1.0
1.5
T
J
= +150°C
ohms
0.36
0.84
2.5
3.75
°C/W
1.67
1.67
1.67
1.67
P
T
V
DS
V
DG
V
GS
I
D1
(2) (3)
I
D2
(2)
T
J
and T
STG
Max r
DS(on)
(1)
V
GS
= 10 V dc, I
D
= I
D2
400
500
See notes on next page.
* Comments, suggestions, or questions on this document should be addressed to DLA Land and Maritime,
ATTN: VAC, P.O. Box 3990, Columbus, OH 43218-3990, or emailed to
Semiconductor@dla.mil.
Since contact
information can change, you may want to verify the currency of this address information using the ASSIST
Online database at
https://assist.daps.dla.mil/.
AMSC N/A
FSC 5961

JANHCA2N6756 Related Products

JANHCA2N6756 JANHCA2N6758 JANHCA2N6760 JANTXV2N6760 JANTX2N6758 317-41-108-41-005000 JANTXV2N6758
Description Power Field-Effect Transistor, 14A I(D), 100V, 1-Element, N-Channel, Silicon, Metal-oxide Semiconductor FET, DIE-3 Power Field-Effect Transistor, 9A I(D), 200V, 1-Element, N-Channel, Silicon, Metal-oxide Semiconductor FET, DIE-3 Power Field-Effect Transistor, 5.5A I(D), 400V, 1-Element, N-Channel, Silicon, Metal-oxide Semiconductor FET, DIE-3 Power Field-Effect Transistor, 5.5A I(D), 400V, 1.22ohm, 1-Element, N-Channel, Silicon, Metal-oxide Semiconductor FET, TO-204AA, HERMETIC SEALED, MODIFIED TO-3, 2 PIN Power Field-Effect Transistor, 9A I(D), 200V, 0.49ohm, 1-Element, N-Channel, Silicon, Metal-oxide Semiconductor FET, TO-204AA, HERMETIC SEALED, MODIFIED TO-3, 2 PIN Interconnect Socket Elevated Strip Socket Power Field-Effect Transistor, 9A I(D), 200V, 0.49ohm, 1-Element, N-Channel, Silicon, Metal-oxide Semiconductor FET, TO-204AA, HERMETIC SEALED, MODIFIED TO-3, 2 PIN
Is it Rohs certified? incompatible incompatible incompatible incompatible incompatible - incompatible
package instruction DIE-3 DIE-3 DIE-3 TO-3, 2 PIN TO-3, 2 PIN - TO-3, 2 PIN
Reach Compliance Code compli compli unknown unknown unknown - unknown
ECCN code EAR99 EAR99 - - EAR99 - EAR99
Shell connection DRAIN DRAIN DRAIN DRAIN DRAIN - DRAIN
Configuration SINGLE SINGLE SINGLE SINGLE WITH BUILT-IN DIODE SINGLE WITH BUILT-IN DIODE - SINGLE WITH BUILT-IN DIODE
Minimum drain-source breakdown voltage 100 V 200 V 400 V 400 V 200 V - 200 V
Maximum drain current (ID) 14 A 9 A 5.5 A 5.5 A 9 A - 9 A
FET technology METAL-OXIDE SEMICONDUCTOR METAL-OXIDE SEMICONDUCTOR METAL-OXIDE SEMICONDUCTOR METAL-OXIDE SEMICONDUCTOR METAL-OXIDE SEMICONDUCTOR - METAL-OXIDE SEMICONDUCTOR
JESD-30 code R-XUUC-N3 R-XUUC-N3 R-XUUC-N3 O-MBFM-P2 O-MBFM-P2 - O-MBFM-P2
JESD-609 code e0 e0 e0 e0 e0 - e0
Number of components 1 1 1 1 1 - 1
Number of terminals 3 3 3 2 2 - 2
Operating mode ENHANCEMENT MODE ENHANCEMENT MODE ENHANCEMENT MODE ENHANCEMENT MODE ENHANCEMENT MODE - ENHANCEMENT MODE
Maximum operating temperature 150 °C 150 °C 150 °C 150 °C 150 °C - 150 °C
Package body material UNSPECIFIED UNSPECIFIED UNSPECIFIED METAL METAL - METAL
Package shape RECTANGULAR RECTANGULAR RECTANGULAR ROUND ROUND - ROUND
Package form UNCASED CHIP UNCASED CHIP UNCASED CHIP FLANGE MOUNT FLANGE MOUNT - FLANGE MOUNT
Peak Reflow Temperature (Celsius) NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED - NOT SPECIFIED
Polarity/channel type N-CHANNEL N-CHANNEL N-CHANNEL N-CHANNEL N-CHANNEL - N-CHANNEL
Maximum power dissipation(Abs) 75 W 75 W 75 W 75 W 75 W - 75 W
Maximum pulsed drain current (IDM) 56 A 36 A 22 A 22 A 36 A - 36 A
Certification status Qualified Qualified Qualified Qualified Qualified - Qualified
Guideline MIL-19500/542G MIL-19500/542G MIL-19500/542G MIL-19500/542 MIL-19500/542 - MIL-19500/542
surface mount YES YES YES NO NO - NO
Terminal surface Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb) - Tin/Lead (Sn/Pb)
Terminal form NO LEAD NO LEAD NO LEAD PIN/PEG PIN/PEG - PIN/PEG
Terminal location UPPER UPPER UPPER BOTTOM BOTTOM - BOTTOM
Maximum time at peak reflow temperature NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED - NOT SPECIFIED
transistor applications SWITCHING SWITCHING SWITCHING SWITCHING SWITCHING - SWITCHING
Transistor component materials SILICON SILICON SILICON SILICON SILICON - SILICON
Base Number Matches 1 1 1 1 1 - -
Maximum drain current (Abs) (ID) - 9 A 5.5 A 5.5 A 9 A - 9 A
Maker - - Infineon Infineon Infineon - Infineon
【Renesas CPK-RA2L1 Development Board】Evaluation 1 Development Environment Setup
I recently received the RA2L1 development board from Renesas. I haven’t had time to test it, so I just had time to test it over the weekend. Here are some photos of the board:is described in detail on...
222zhumingming Renesas Electronics MCUs
[MPS Mall Big Discount Experience Season] MPM54304 Unboxing
Thanks to MPS and EEWorld for participating in the MPS MPM54304 evaluation board order rebate experience event. I have seen MPS product unboxings online and was particularly impressed by the huge diff...
kit7828 Power technology
[Sipeed GW2A FPGA development board]——ARM Cortex-M1 soft core processor_reference design routine test (I)
[i=s]This post was last edited by mars4zhu on 2022-11-27 23:49[/i]5. Routine test records of Gowin Cortex-M1 soft-core processor reference design5.1.led Refer to ` Setting, compiling, downloading and ...
mars4zhu Domestic Chip Exchange
Sipeed GW2A FPGA development board implements anti-park and svpwm
This post mainly introduces the process of verifying anti-park and svpwm. I have just started to learn FPGA. If there are any mistakes, please feel free to criticize and correct me. 1 Anti-park and sv...
WSir14138 Domestic Chip Exchange
Half-bridge, full-bridge, H-type drive
What are the different application scenarios of motor drive control systems? What are their respective advantages and disadvantages? How does square wave drive achieve speed regulation?...
zuoenlin Motor Drive Control(Motor Control)
MPS sorting_ACDC DCDC EMI design summary
MPS sorting_ACDC DCDC EMI design summary...
qwqwqw2088 Power technology

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 762  1850  2350  77  485  16  38  48  2  10 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号