M36W0R6040B0ZAQT datasheet, PDF

Datasheet> All Categories > storage> storage> M36W0R6040B0ZAQT

M36W0R6040B0ZAQT: DescriptionMemory Circuit, 4MX16, CMOS, PBGA88, 8 X 10 MM, 0.80 MM PITCH, TFBGA-88; Categorystorage storage; File Size347KB，18 Pages; ManufacturerNumonyx ( Micron ); Websitehttps://www.micron.com

Download Datasheet Parametric Compare View All

M36W0R6040B0ZAQT Overview

Memory Circuit, 4MX16, CMOS, PBGA88, 8 X 10 MM, 0.80 MM PITCH, TFBGA-88

M36W0R6040B0ZAQT Parametric

Parameter Name	Attribute value
Maker	Numonyx ( Micron )
Parts packaging code	BGA
package instruction	TFBGA,
Contacts	88
Reach Compliance Code	unknown
Other features	PSRAM IS ORGANIZED AS 1M X 16
JESD-30 code	R-PBGA-B88
JESD-609 code	e0
length	10 mm
memory density	67108864 bit
Memory IC Type	MEMORY CIRCUIT
memory width	16
Number of functions	1
Number of terminals	88
word count	4194304 words
character code	4000000
Operating mode	ASYNCHRONOUS
Maximum operating temperature	85 °C
Minimum operating temperature	-30 °C
organize	4MX16
Package body material	PLASTIC/EPOXY
encapsulated code	TFBGA
Package shape	RECTANGULAR
Package form	GRID ARRAY, THIN PROFILE, FINE PITCH
Peak Reflow Temperature (Celsius)	NOT SPECIFIED
Certification status	Not Qualified
Maximum seat height	1.2 mm
Maximum supply voltage (Vsup)	1.95 V
Minimum supply voltage (Vsup)	1.7 V
surface mount	YES
technology	CMOS
Temperature level	OTHER
Terminal surface	TIN LEAD
Terminal form	BALL
Terminal pitch	0.8 mm
Terminal location	BOTTOM
Maximum time at peak reflow temperature	NOT SPECIFIED
width	8 mm

Preview

Download Datasheet

View All

M36W0R6040T0

M36W0R6040B0

64 Mbit (4Mb x16, Multiple Bank, Burst) Flash Memory

and 16 Mbit (1Mb x16) PSRAM, Multi-Chip Package

FEATURES SUMMARY

■

MULTI-CHIP PACKAGE

– 1 die of 64 Mbit (4Mb x 16) Flash Memory

– 1 die of 16 Mbit (1Mb x 16) Pseudo SRAM

SUPPLY VOLTAGE

– V

DDF

= V

DDP

= V

DDQ

= 1.7V to 1.95V

LOW POWER CONSUMPTION

ELECTRONIC SIGNATURE

– Manufacturer Code: 20h

– Device Code (Top Flash Configuration),

M36W0R6040T0: 8810h

– Device Code (Bottom Flash

Configuration), M36W0R6040B0: 8811h

PACKAGES

– Compliant with Lead-Free Soldering

Processes

– Lead-Free Versions

Figure 1. Package

FBGA

Stacked TFBGA88 (ZA)

8 x 10mm

FLASH MEMORY

■

PROGRAMMING TIME

– 8µs by Word typical for Fast Factory

Program

– Double/Quadruple Word Program option

– Enhanced Factory Program options

■

MEMORY BLOCKS

– Multiple Bank Memory Array: 4 Mbit

Banks

– Parameter Blocks (Top location)

■

SYNCHRONOUS / ASYNCHRONOUS READ

– Synchronous Burst Read mode: 66MHz

– Asynchronous/ Synchronous Page Read

mode

– Random Access: 70ns

■

DUAL OPERATIONS

– Program Erase in one Bank while Read in

others

– No delay between Read and Write

operations

■

BLOCK LOCKING

– All blocks locked at Power-up

– Any combination of blocks can be locked

– WP

for Block Lock-Down

SECURITY

– 128-bit user programmable OTP cells

– 64-bit unique device number

COMMON FLASH INTERFACE (CFI)

100,000 PROGRAM/ERASE CYCLES per

BLOCK

PSRAM

■

ACCESS TIME: 70ns

■

LOW STANDBY CURRENT: 110µA

■

DEEP POWER DOWN CURRENT: 10µA

December 2004

1/18

M36W0R6040T0, M36W0R6040B0

TABLE OF CONTENTS

FEATURES SUMMARY . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1

FLASH MEMORY . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1

Figure 1. Package. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1

PSRAM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1

SUMMARY DESCRIPTION . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4

Figure 2. Logic Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4

Table 1. Signal Names . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4

Figure 3. TFBGA Connections (Top view through package) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5

SIGNAL DESCRIPTIONS . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6

Address Inputs (A0-A19). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6

Address Inputs (A20-A21). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6

Data Input/Output (DQ0-DQ15). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6

Flash Chip Enable (E

).. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6

Flash Output Enable (G

). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6

Flash Write Enable (W

).. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6

Flash Write Protect (WP

). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6

Flash Reset (RP

). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6

Flash Latch Enable (L

). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6

Flash Clock (K

). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6

Flash Wait (WAIT

).. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6

PSRAM Chip Enable (E1

).. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6

PSRAM Chip Enable (E2

).. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6

PSRAM Output Enable (G

).. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7

PSRAM Write Enable (W

).. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7

PSRAM Upper Byte Enable (UB

). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7

PSRAM Lower Byte Enable (LB

). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7

DDF

Supply Voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7

DDP

Supply Voltage. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7

DDQ

Supply Voltage. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7

PPF

Program Supply Voltage. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7

Ground.. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7

FUNCTIONAL DESCRIPTION . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8

Figure 4. Functional Block Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8

Table 2. Main Operating Modes . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9

FLASH MEMORY DEVICE . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10

PSRAM DEVICE . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10

MAXIMUM RATING. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11

Table 3. Absolute Maximum Ratings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11

2/18

M36W0R6040B0ZAQT Related Products

	M36W0R6040B0ZAQT	M36W0R6040T0ZAQE	M36W0R6040T0ZAQT	M36W0R6040T0ZAQ	M36W0R6040T0ZAQF	M36W0R6040B0ZAQE
Description	Memory Circuit, 4MX16, CMOS, PBGA88, 8 X 10 MM, 0.80 MM PITCH, TFBGA-88	Memory Circuit, 4MX16, CMOS, PBGA88, 8 X 10 MM, 0.80 MM PITCH, LEAD FREE, TFBGA-88	Memory Circuit, 4MX16, CMOS, PBGA88, 8 X 10 MM, 0.80 MM PITCH, TFBGA-88	Memory Circuit, 4MX16, CMOS, PBGA88, 8 X 10 MM, 0.80 MM PITCH, TFBGA-88	Memory Circuit, 4MX16, CMOS, PBGA88, 8 X 10 MM, 0.80 MM PITCH, LEAD FREE, TFBGA-88	Memory Circuit, 4MX16, CMOS, PBGA88, 8 X 10 MM, 0.80 MM PITCH, LEAD FREE, TFBGA-88
Maker	Numonyx ( Micron )	Numonyx ( Micron )	Numonyx ( Micron )	Numonyx ( Micron )	Numonyx ( Micron )	Numonyx ( Micron )
Parts packaging code	BGA	BGA	BGA	BGA	BGA	BGA
package instruction	TFBGA,	TFBGA,	TFBGA,	TFBGA,	TFBGA,	TFBGA,
Contacts	88	88	88	88	88	88
Reach Compliance Code	unknown	unknown	unknown	unknown	unknown	unknown
Other features	PSRAM IS ORGANIZED AS 1M X 16	PSRAM IS ORGANIZED AS 1M X 16	PSRAM IS ORGANIZED AS 1M X 16	PSRAM IS ORGANIZED AS 1M X 16	PSRAM IS ORGANIZED AS 1M X 16	PSRAM IS ORGANIZED AS 1M X 16
JESD-30 code	R-PBGA-B88	R-PBGA-B88	R-PBGA-B88	R-PBGA-B88	R-PBGA-B88	R-PBGA-B88
JESD-609 code	e0	e1	e0	e0	e1	e1
length	10 mm	10 mm	10 mm	10 mm	10 mm	10 mm
memory density	67108864 bit	67108864 bit	67108864 bit	67108864 bit	67108864 bit	67108864 bit
Memory IC Type	MEMORY CIRCUIT	MEMORY CIRCUIT	MEMORY CIRCUIT	MEMORY CIRCUIT	MEMORY CIRCUIT	MEMORY CIRCUIT
memory width	16	16	16	16	16	16
Number of functions	1	1	1	1	1	1
Number of terminals	88	88	88	88	88	88
word count	4194304 words	4194304 words	4194304 words	4194304 words	4194304 words	4194304 words
character code	4000000	4000000	4000000	4000000	4000000	4000000
Operating mode	ASYNCHRONOUS	ASYNCHRONOUS	ASYNCHRONOUS	ASYNCHRONOUS	ASYNCHRONOUS	ASYNCHRONOUS
Maximum operating temperature	85 °C	85 °C	85 °C	85 °C	85 °C	85 °C
Minimum operating temperature	-30 °C	-30 °C	-30 °C	-30 °C	-30 °C	-30 °C
organize	4MX16	4MX16	4MX16	4MX16	4MX16	4MX16
Package body material	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY
encapsulated code	TFBGA	TFBGA	TFBGA	TFBGA	TFBGA	TFBGA
Package shape	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR
Package form	GRID ARRAY, THIN PROFILE, FINE PITCH	GRID ARRAY, THIN PROFILE, FINE PITCH	GRID ARRAY, THIN PROFILE, FINE PITCH	GRID ARRAY, THIN PROFILE, FINE PITCH	GRID ARRAY, THIN PROFILE, FINE PITCH	GRID ARRAY, THIN PROFILE, FINE PITCH
Peak Reflow Temperature (Celsius)	NOT SPECIFIED	260	NOT SPECIFIED	NOT SPECIFIED	260	260
Certification status	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified
Maximum seat height	1.2 mm	1.2 mm	1.2 mm	1.2 mm	1.2 mm	1.2 mm
Maximum supply voltage (Vsup)	1.95 V	1.95 V	1.95 V	1.95 V	1.95 V	1.95 V
Minimum supply voltage (Vsup)	1.7 V	1.7 V	1.7 V	1.7 V	1.7 V	1.7 V
surface mount	YES	YES	YES	YES	YES	YES
technology	CMOS	CMOS	CMOS	CMOS	CMOS	CMOS
Temperature level	OTHER	OTHER	OTHER	OTHER	OTHER	OTHER
Terminal surface	TIN LEAD	TIN SILVER COPPER	TIN LEAD	TIN LEAD	TIN SILVER COPPER	TIN SILVER COPPER
Terminal form	BALL	BALL	BALL	BALL	BALL	BALL
Terminal pitch	0.8 mm	0.8 mm	0.8 mm	0.8 mm	0.8 mm	0.8 mm
Terminal location	BOTTOM	BOTTOM	BOTTOM	BOTTOM	BOTTOM	BOTTOM
Maximum time at peak reflow temperature	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED
width	8 mm	8 mm	8 mm	8 mm	8 mm	8 mm

Recommended Resources

Head preamplifier circuit designed by OPA37

CMOS line receiver

frequency phone lock circuit

555 electronic health toothbrush circuit

845E computer motherboard circuit diagram_02

Circuit Diagram: Samsung CE959 Microwave Oven_Page_1

Why is 5000 more difficult than 2000?: The lab bought two development boards.One is 5509 and the other is 2812. Both are new chips.In terms of performance, 5509 is more powerful.I have read many posts from seniors, and they all say that 50...; 现实主义 Microcontroller MCU

Who has XC7VX690T-2FFG1930I: XC7VX690T-2FFG1930I XC7VX690T-2FFG1930I XC7VX690T-2FFG1930I XC7VX690T-2FFG1930I Who has it?...; 17310032580 FPGA/CPLD

STEVAL-MKI109V3 test LIS25BA: Connect the LIS25BA FPC evaluation board to the STEVAL-MKI109V3 using the following wiring diagramUse the latest version of Unico software, find steval-mki211v1k(lis25ba) and select Select DeviceAfter...; littleshrimp MEMS sensors

Anyone know about the second bus?: [table=98%] [tr][td] 1. The second bus generally uses a DC24V power supply, and the communication power supply shares 2 wires. When the bus sends a code, the 24v voltage is converted into a certain ti...; zhandizhandi Industrial Control Electronics

100 points for help wince driver problem help: There is a program like this in the serial port driver: EnterCriticalSection(&(pHWHead->RegCritSec)); try { CLEARREG(pHWHead, rUMCON, SER2410_RTS); } except (GetExceptionCode() == EXCEPTION_ACCESS_VIO...; wmdsummer Embedded System

Help with the source code of the cmi codec circuit design based on CPLD: :funk: vhdl language...; 火狐 FPGA/CPLD

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components