R1QNA4436RBG-33IA0 datasheet, PDF

Datasheet> All Categories > R1QNA4436RBG-33IA0

Preview

R1QNA4436RBG-33IA0: Description144-Mbit QDRâ¢II SRAM 2-word Burst Architecture (2.0 Cycle Read latency); File Size907KB，30 Pages; ManufacturerRenesas Electronics Corporation; Websitehttps://www.renesas.com/

Download Datasheet Compare View All

R1QNA4436RBG-33IA0 Overview

144-Mbit QDRâ¢II SRAM 2-word Burst Architecture (2.0 Cycle Read latency)

Preview

Download Datasheet

View All

Datasheet

R1QNA4436RBG,R1QNA4418RBG

144-Mbit QDR™II+ SRAM 2-word Burst

Architecture (2.0 Cycle Read latency)

Description

The R1QNA4436RBG is a 4,194,304-word by 36-bit and the R1QNA4418RBG is a 8,388,608-word by 18-bit

synchronous quad data rate static RAM fabricated with advanced CMOS technology using full CMOS six-transistor

memory cell. It integrates unique synchronous peripheral circuitry and a burst counter. All input registers are

controlled by an input clock pair (K and /K) and are latched on the positive edge of K and /K. These products are

suitable for applications which require synchronous operation, high speed, low voltage, high density and wide bit

configuration. These products are packaged in 165-pin plastic FBGA package.

R10DS0148EJ0200

Rev.2.00

Aug 01, 2014

Features

Power Supply

1.8 V for core (V

), 1.4 V to V

for I/O (V

DDQ

)

Clock

Fast clock cycle time for high bandwidth

Two input clocks (K and /K) for precise DDR timing at clock rising edges only

Two output echo clocks (CQ and /CQ) simplify data capture in high-speed systems

Clock-stop capability with

μs

restart

I/O

Separate independent read and write data ports with concurrent transactions

100% bus utilization DDR read and write operation

HSTL I/O

User programmable output impedance

PLL circuitry for wide output data valid window and future frequency scaling

Data valid pin (QVLD) to indicate valid data on the output

Function

Two-tick burst for low DDR transaction size

Internally self-timed write control

Simple control logic for easy depth expansion

JTAG 1149.1 compatible test access port

Package

165 FBGA package (15 x 17 x 1.4 mm)

R10DS0148EJ0200 Rev.2.00

Aug 01, 2014

Page 1 of 29

R1QNA4436RBG-33IA0 Related Products

	R1QNA4436RBG-33IA0	R1QNA4418RBG-30IA0	R1QNA4418RBG-30IB0	R1QNA4436RBG-30IB0	R1QNA4418RBG-33IA0	R1QNA4418RBG-33IB0	R1QNA4436RBG-30IA0	R1QNA4436RBG-33IB0	R1QNA4436RBG_15
Description	144-Mbit QDRâ¢II SRAM 2-word Burst Architecture (2.0 Cycle Read latency)	144-Mbit QDRâ¢II SRAM 2-word Burst Architecture (2.0 Cycle Read latency)	144-Mbit QDRâ¢II SRAM 2-word Burst Architecture (2.0 Cycle Read latency)	144-Mbit QDRâ¢II SRAM 2-word Burst Architecture (2.0 Cycle Read latency)	144-Mbit QDRâ¢II SRAM 2-word Burst Architecture (2.0 Cycle Read latency)	144-Mbit QDRâ¢II SRAM 2-word Burst Architecture (2.0 Cycle Read latency)	144-Mbit QDRâ¢II SRAM 2-word Burst Architecture (2.0 Cycle Read latency)	144-Mbit QDRâ¢II SRAM 2-word Burst Architecture (2.0 Cycle Read latency)	144-Mbit QDRâ¢II SRAM 2-word Burst Architecture (2.0 Cycle Read latency)

Recommended Resources

Ultrasonic drilling machine circuit

Programmable amplifier with gain from 10 to 90dB selectable in 10dB increments

Incandescent lamp voltage delay switch circuit

Threshold switching circuit using TCA105

Computer motherboard circuit diagram 440BX_26

Computer motherboard circuit diagram 830_50

A joke: [color=#333333][font=Arial,]Lao Zhou's daughter was born, and the doctor who delivered her was an acquaintance, Lao Liu. Lao Liu said, "There is good news and bad news. Which one do you want to hear f...; mmmllb Talking

[TI's first low-power design competition] MSP430FR5969 assigns variables to any FRAM address: [align=left][font=宋体]Just now a classmate in the group asked how to assign variables to [/font]FRAM[font=宋体] addresses. I guess there will be many experts who will tell you how to personalize [/font]....; littleshrimp Microcontroller MCU

Hello: [i=s]This post was last edited by qwqwer on 2017-5-16 11:46[/i] There are many categories of the electronics industry, such as computers (computers are divided into many parts, so I won’t go into deta...; qwqwer FPGA/CPLD

When programming the microcontroller in C, each file is compiled correctly, but an error occurs during Build: Hello everyone, When programming the microcontroller in C, all files are compiled correctly, but an error occurs during build: FATAL ERROR L250: CODE SIZE LIMIT IN RESTRICTED VERSION EXCEEDED MODULE: ...; nfwo Embedded System

Apply for Silicon samples: For engineers, applying for samples is a necessary but troublesome thing. Some companies have complicated sample application procedures, and some have some restrictions, which is not very convenient. ...; dcexpert MCU

Xi'an recruits GPRS microcontroller developers: Familiar with the development of GPRS communication microcontrollers, has relevant project development experience, has a basic knowledge of electronic technology, and can independently complete circui...; guweijie_gg Embedded System

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components