Philips Semiconductors
Product specification
Bus buffer/line driver; 3-state
FEATURES
•
Wide supply voltage range from 1.65 to 5.5 V
•
High noise immunity
•
Complies with JEDEC standard:
– JESD8-7 (1.65 to 1.95 V)
– JESD8-5 (2.3 to 2.7 V)
– JESD8B/JESD36 (2.7 to 3.6 V).
• ±24
mA output drive (V
CC
= 3.0 V)
•
CMOS low power consumption
•
Latch-up performance exceeds 250 mA
•
Direct interface with TTL levels
•
Inputs accept voltages up to 5 V
•
Multiple package options
•
ESD protection:
HBM EIA/JESD22-A114-A exceeds 2000 V
MM EIA/JESD22-A115-A exceeds 200 V.
•
Specified from
−40
to +125
°C.
QUICK REFERENCE DATA
GND = 0 V; T
amb
= 25
°C;
t
r
= t
f
≤
2.5 ns.
SYMBOL
t
PHL
/t
PLH
PARAMETER
propagation delay input A to output Y
CONDITIONS
V
CC
= 1.8 V; C
L
= 30 pF; R
L
= 1 kΩ
V
CC
= 2.5 V; C
L
= 30 pF; R
L
= 500
Ω
V
CC
= 2.7 V; C
L
= 50 pF; R
L
= 500
Ω
V
CC
= 3.3 V; C
L
= 50 pF; R
L
= 500
Ω
V
CC
= 5.0 V; C
L
= 50 pF; R
L
= 500
Ω
C
I
C
PD
input capacitance
power dissipation capacitance per buffer output enabled; notes 1 and 2
output disabled; notes 1 and 2
Notes
1. C
PD
is used to determine the dynamic power dissipation (P
D
in
µW).
P
D
= C
PD
×
V
CC2
×
f
i
×
N +
Σ(C
L
×
V
CC2
×
f
o
) where:
f
i
= input frequency in MHz;
f
o
= output frequency in MHz;
C
L
= output load capacitance in pF;
V
CC
= supply voltage in Volts;
N = total switching outputs;
Σ(C
L
×
V
CC2
×
f
o
) = sum of the outputs.
2. The condition is V
I
= GND to V
CC
.
DESCRIPTION
74LVC1G125
The 74LVC1G125 is a high-performance, low-power,
low-voltage, Si-gate CMOS device, superior to most
advanced CMOS compatible TTL families.
The input can be driven from either 3.3 or 5 V devices.
This feature allows the use of this device in a mixed
3.3 and 5 V environment.
This device is fully specified for partial power-down
applications using I
off
. The I
off
circuitry disables the output,
preventing the damaging backflow current through the
device when it is powered down.
The 74LVC1G125 provides one non-inverting buffer/line
driver with 3-state output. The 3-state output is controlled
by the output enable input (OE). A HIGH level at pin OE
causes the output to assume a high-impedance
OFF-state.
TYPICAL
3.3
2.2
2.5
2.1
1.7
5
25
6
UNIT
ns
ns
ns
ns
ns
pF
pF
pF
2002 Nov 18
2
Philips Semiconductors
Product specification
Bus buffer/line driver; 3-state
RECOMMENDED OPERATING CONDITIONS
SYMBOL
V
CC
V
I
V
O
PARAMETER
supply voltage
input voltage
output voltage
CONDITIONS
0
V
CC
= 1.65 to 5.5 V; enable mode 0
V
CC
= 1.65 to 5.5 V; disable mode 0
V
CC
= 0 V; Power-down mode
T
amb
t
r
, t
f
operating ambient temperature
input rise and fall times
V
CC
= 1.65 to 2.7 V
V
CC
= 2.7 to 5.5 V
0
−40
0
0
MIN.
1.65
74LVC1G125
MAX.
5.5
5.5
V
CC
5.5
5.5
+125
20
10
V
V
V
V
V
UNIT
°C
ns/V
ns/V
LIMITING VALUES
In accordance with the Absolute Maximum Rating System (IEC 60134); voltages are referenced to GND (ground = 0 V).
SYMBOL
V
CC
I
IK
V
I
I
OK
V
O
PARAMETER
supply voltage
input diode current
input voltage
output diode current
output voltage
V
I
< 0
note 1
V
O
> V
CC
or V
O
< 0
enable mode; notes 1 and 2
disable mode; notes 1 and 2
I
O
I
CC
, I
GND
T
stg
P
D
Notes
1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
2. When V
CC
= 0 V (Power-down mode), the output voltage can be 5.5 V in normal operation.
output source or sink current
V
CC
or GND current
storage temperature
power dissipation per package
for temperature range from
−40
to +125
°C
V
O
= 0 to V
CC
CONDITIONS
−
−0.5
−
−0.5
−0.5
−
−
−65
−
MIN.
−0.5
MAX.
+6.5
−50
+6.5
±50
+6.5
+6.5
±50
±100
+150
250
V
mA
V
mA
V
V
mA
mA
°C
mW
UNIT
V
CC
+ 0.5 V
Power-down mode; notes 1 and 2
−0.5
2002 Nov 18
5
Electronics Design Contest
京公网安备 11010802033920号
EEWORLD
