EEWORLDEEWORLDEEWORLD

Part Number

Search

V385G

Description
Line Driver, 5 Func, 5 Driver, CMOS, PDSO56, TSSOP-56
CategoryAnalog mixed-signal IC    Drivers and interfaces   
File Size153KB,8 Pages
ManufacturerIDT (Integrated Device Technology)
Download Datasheet Parametric Compare View All

V385G Overview

Line Driver, 5 Func, 5 Driver, CMOS, PDSO56, TSSOP-56

V385G Parametric

Parameter NameAttribute value
Is it lead-free?Contains lead
Is it Rohs certified?incompatible
MakerIDT (Integrated Device Technology)
Parts packaging codeTSSOP
package instructionTSSOP-56
Contacts56
Reach Compliance Codenot_compliant
ECCN codeEAR99
Differential outputYES
Number of drives5
Input propertiesSTANDARD
Interface integrated circuit typeLINE DRIVER
Interface standardsEIA-644; TIA-644
JESD-30 codeR-PDSO-G56
JESD-609 codee0
length14 mm
Humidity sensitivity level1
Number of functions5
Number of terminals56
Maximum operating temperature70 °C
Minimum operating temperature
Package body materialPLASTIC/EPOXY
encapsulated codeTSSOP
Package shapeRECTANGULAR
Package formSMALL OUTLINE, THIN PROFILE, SHRINK PITCH
Peak Reflow Temperature (Celsius)240
Certification statusNot Qualified
Maximum receive delay
Maximum seat height1.2 mm
Maximum supply voltage3.6 V
Minimum supply voltage3 V
Nominal supply voltage3.3 V
surface mountYES
technologyCMOS
Temperature levelCOMMERCIAL
Terminal surfaceTin/Lead (Sn/Pb)
Terminal formGULL WING
Terminal pitch0.5 mm
Terminal locationDUAL
Maximum time at peak reflow temperature20
width6.1 mm
V385
8-B
IT
LVDS T
RANSMITTER FOR
V
IDEO
General Description
The V385 transmitter converts 28 bits of 3.3 V
CMOS/TTL into 4 Low Voltage Differential Signaling
(LVDS) data streams while the transmit clock input is
transmitted in parallel with the data streams over a fifth
LVDS link. The V385 can be programmed for rising
edge or falling edge clocks through pin R_FB.
ICS manufactures a large variety of video application
devices. Consult ICS for all of your video application
requirements.
Features
Packaged in a 56-pin TSSOP (Pb free available)
Convert 28 bits of 3.3 V CMOS/TTL into 4 LVDS
streams
Up to 2.38 Gbps throughput or 297.5 Megabytes/sec
bandwidth
Pin Assignment
VCC
TxIN5
TxIN6
TxIN7
GND
TxIN8
TxIN9
TxIN10
VCC
TxIN11
TxIN12
TxIN13
GND
TxIN14
TxIN15
TxIN16
R_FB
TxIN17
TxIN18
TxIN19
GND
TxIN20
TxIN21
TxIN22
TxIN23
VCC
TxIN24
TxIN25
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
56
55
54
53
52
51
50
49
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
32
31
30
29
TxIN4
TxIN3
TxIN2
GND
TxIN1
TxIN0
TxIN27
LVDS_GND
TxOUT0-
TxOUT0+
TxOUT1-
TxOUT1+
LVDS_VCC
LVDS_GND
TxOUT2-
TxOUT2+
TxCLKOUT-
TxCLKOUT+
TxOUT3-
TxOUT3+
LVDS_GND
PLL_GND
PLL_VCC
PLL_GND
PWRDWN
TxCLKIN
TxIN26
GND
Wide clock frequency range from 20 MHz to 85 MHz
Supports VGA, SVGA, XGA, and SXGA
LVDS voltage swing of 350 mV for low EMI
On-chip PLL requires no external components
Single 3.3 V low-power CMOS design
Programmable rising or falling edge strobe
Power-down control function
Compatible with TIA/EIA-644 LVDS standards
Pin and function compatible with the National
DS90C385, TI SN65LVDS93 and THine
THC63LVDM83
Block Diagram
Red, Green, Blue
HSYNC
VSYNC
DATA ENABLE
CONTROL
R_FB
PWRDWN
CLOCK
PLL
TTL to
LVDS
24
TxOUT0+
TxOUT0-
TxOUT1+
TxOUT1-
TxOUT2+
TxOUT2-
TxOUT3+
TxOUT3-
TxCLKOUT+
TxCLKOUT-
56-pin TSSOP
V385 Datasheet
1
8/30/2004
Revision 1.3
I n t e g r a t e d C i r c u i t S y s t e m s • 5 2 5 R a c e Str e e t , S a n J o s e , C A 9 51 2 6 • t e l ( 4 0 8 ) 2 9 7 - 1 2 0 1 • ww w.i c s t . c o m

V385G Related Products

V385G RNR60J1290BMB14201 V385GTR
Description Line Driver, 5 Func, 5 Driver, CMOS, PDSO56, TSSOP-56 Fixed Resistor, Metal Film, 0.125W, 129ohm, 250V, 0.1% +/-Tol, 25ppm/Cel, Through Hole Mount, AXIAL LEADED Line Driver, 5 Func, 5 Driver, CMOS, PDSO56, TSSOP-56
Is it Rohs certified? incompatible incompatible incompatible
package instruction TSSOP-56 AXIAL LEADED TSSOP-56
Reach Compliance Code not_compliant not_compliant not_compliant
ECCN code EAR99 EAR99 EAR99
JESD-609 code e0 e0 e0
Number of terminals 56 2 56
Maximum operating temperature 70 °C 175 °C 70 °C
Package form SMALL OUTLINE, THIN PROFILE, SHRINK PITCH Axial SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
surface mount YES NO YES
technology CMOS METAL FILM CMOS
Terminal surface Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb)
Is it lead-free? Contains lead - Contains lead
Maker IDT (Integrated Device Technology) - IDT (Integrated Device Technology)
Parts packaging code TSSOP - TSSOP
Contacts 56 - 56
Differential output YES - YES
Number of drives 5 - 5
Input properties STANDARD - STANDARD
Interface integrated circuit type LINE DRIVER - LINE DRIVER
Interface standards EIA-644; TIA-644 - EIA-644; TIA-644
JESD-30 code R-PDSO-G56 - R-PDSO-G56
length 14 mm - 14 mm
Humidity sensitivity level 1 - 1
Number of functions 5 - 5
Package body material PLASTIC/EPOXY - PLASTIC/EPOXY
encapsulated code TSSOP - TSSOP
Package shape RECTANGULAR - RECTANGULAR
Peak Reflow Temperature (Celsius) 240 - 240
Certification status Not Qualified - Not Qualified
Maximum seat height 1.2 mm - 1.2 mm
Maximum supply voltage 3.6 V - 3.6 V
Minimum supply voltage 3 V - 3 V
Nominal supply voltage 3.3 V - 3.3 V
Temperature level COMMERCIAL - COMMERCIAL
Terminal form GULL WING - GULL WING
Terminal pitch 0.5 mm - 0.5 mm
Terminal location DUAL - DUAL
Maximum time at peak reflow temperature 20 - 20
width 6.1 mm - 6.1 mm
Application of RLS beamforming algorithm in coherent interference environment
The structure and specific iterative steps of the RLS decorrelation algorithm are theoretically derived, and the conclusion is obtained that the cyclic transfer of the inverse matrix of the sampling s...
JasonYoo FPGA/CPLD
Analysis of Typical Anti-Reverse Connection Circuits for Automotive Electronics
Today, let’s learn about the common automotive electronic reverse connection protection circuits. 01 Why Reverse Battery Protection? Imagine the following scene: the car has not been driven for a long...
lbyzsf Automotive Electronics
Consulting employment
I am a student at the School of Microelectronics of Xidian University, engaged in analog circuit design. I don't know much about the industry prospects and employment. I would like to consult my senio...
nbh1234 Analog electronics
Overview of Multi-core DSP Architecture and Super-core DSP Architecture
[size=4] The explosive growth of the Internet and the accelerated convergence of line and packet networks have put forward a series of new requirements for communication equipment and applications. Cu...
fish001 DSP and ARM Processors
Show the process of WEBENCH design + converting car battery to 3,3V @1A
WEBENCH Designer Automotive Power Converter 3.3V @1A First, it is best to apply for an account so that your design will be saved in it. You can call it out at any time. Go to http://www.ti.com.cn/ and...
samhuang8204 Analogue and Mixed Signal
Understanding of MSP430 interrupt mechanism
[size=4]1. Interrupt nesting, priority [/size] [size=4] The control bit of the 430 general interrupt is the GIE bit in the status register (this bit is in the SR register). When this bit is in the res...
fish001 Microcontroller MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2382  586  2732  1305  2514  48  12  55  27  51 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号