ATMEGA16-8AL datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > The embedded processor and controller> Microcontrollers and processors> ATMEGA16-8AL

ATMEGA16-8AL: DescriptionRISC Microcontroller, 8-Bit, FLASH, 8MHz, CMOS, PQFP44, 10 X 10 MM, 1 MM HEIGHT, 0.80 MM PITCH, PLASTIC, MS-026ACB, TQFP-44; CategoryThe embedded processor and controller Microcontrollers and processors; File Size344KB，14 Pages; ManufacturerAtmel (Microchip); Environmental Compliance

Download Datasheet Parametric Compare View All

ATMEGA16-8AL Overview

RISC Microcontroller, 8-Bit, FLASH, 8MHz, CMOS, PQFP44, 10 X 10 MM, 1 MM HEIGHT, 0.80 MM PITCH, PLASTIC, MS-026ACB, TQFP-44

ATMEGA16-8AL Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Atmel (Microchip)
Parts packaging code	QFP
package instruction	TQFP,
Contacts	44
Reach Compliance Code	compliant
core architecture	AVR
Device core	AVR
clock speed	16
Memory	1
flash memory	16
were able	0
Adc channel	8
ADC resolution	10
Has ADC	YES
Address bus width
bit size	8
maximum clock frequency	8 MHz
DAC channel	NO
DMA channel	NO
External data bus width
JESD-30 code	S-PQFP-G44
JESD-609 code	e3
length	10 mm
Humidity sensitivity level	3
Number of I/O lines	32
Number of terminals	44
On-chip program ROM width	16
Maximum operating temperature	70 °C
Minimum operating temperature
PWM channel	YES
Package body material	PLASTIC/EPOXY
encapsulated code	TQFP
Package shape	SQUARE
Package form	FLATPACK, THIN PROFILE
Peak Reflow Temperature (Celsius)	260
Certification status	Not Qualified
RAM (bytes)	1024
rom(word)	8192
ROM programmability	FLASH
Maximum seat height	1.2 mm
speed	8 MHz
Maximum supply voltage	5.5 V
Minimum supply voltage	2.7 V
surface mount	YES
technology	CMOS
Temperature level	COMMERCIAL
Terminal surface	Matte Tin (Sn)
Terminal form	GULL WING
Terminal pitch	0.8 mm
Terminal location	QUAD
Maximum time at peak reflow temperature	40
width	10 mm
uPs/uCs/peripheral integrated circuit type	MICROCONTROLLER, RISC

Preview

Download Datasheet

View All

Features

•

High-performance, Low-power AVR

8-bit Microcontroller

•

Advanced RISC Architecture

– 130 Powerful Instructions – Most Single-clock Cycle Execution

– 32 x 8 General Purpose Working Registers

– Fully Static Operation

– Up to 16 MIPS Throughput at 16 MHz

– On-chip 2-cycle Multiplier

Nonvolatile Program and Data Memories

– 16K Bytes of In-System Self-Programmable Flash

Endurance: 1,000 Write/Erase Cycles

– Optional Boot Code Section with Independent Lock Bits

In-System Programming by On-chip Boot Program

True Read-While-Write Operation

– 512 Bytes EEPROM

Endurance: 100,000 Write/Erase Cycles

– 1K Byte Internal SRAM

– Programming Lock for Software Security

JTAG (IEEE std. 1149.1 Compliant) Interface

– Boundary-scan Capabilities According to the JTAG Standard

– Extensive On-chip Debug Support

– Programming of Flash, EEPROM, Fuses, and Lock Bits through the JTAG Interface

Peripheral Features

– Two 8-bit Timer/Counters with Separate Prescalers and Compare Modes

– One 16-bit Timer/Counter with Separate Prescaler, Compare Mode, and Capture

Mode

– Real Time Counter with Separate Oscillator

– Four PWM Channels

– 8-channel, 10-bit ADC

8 Single-ended Channels

7 Differential Channels (TQFP Package Only)

2 Differential Channels with Programmable Gain (1x, 10x, 200x) (TQFP Package

Only)

– Byte-oriented 2-wire Serial Interface

– Programmable Serial USART

– Master/Slave SPI Serial Interface

– Programmable Watchdog Timer with Separate On-chip Oscillator

– On-chip Analog Comparator

Special Microcontroller Features

– Power-on Reset and Programmable Brown-out Detection

– Internal Calibrated RC Oscillator

– External and Internal Interrupt Sources

– Six Sleep Modes: Idle, ADC Noise Reduction, Power-save, Power-down, Standby

and Extended Standby

I/O and Packages

– 32 Programmable I/O Lines

– 40-pin PDIP and 44-lead TQFP

Operating Voltages

– 2.7 - 5.5V (ATmega16L)

– 4.5 - 5.5V (ATmega16)

Speed Grades

– 0 - 8 MHz (ATmega16L)

– 0 - 16 MHz (ATmega16)

•

8-bit

Microcontroller

with 16K Bytes

In-System

Programmable

Flash

ATmega16

ATmega16L

Preliminary

Summary

•

Rev. 2466AS–08/01

Note: This is a summary document. A complete document is

available on our web site at

www.atmel.com.

The AVR core combines a rich instruction set with 32 general purpose working registers.

All the 32 registers are directly connected to the Arithmetic Logic Unit (ALU), allowing

two independent registers to be accessed in one single instruction executed in one clock

cycle. The resulting architecture is more code efficient while achieving throughputs up to

ten times faster than conventional CISC microcontrollers.

The ATmega16 provides the following features: 16K bytes of In-System Programmable

Flash with Read-While-Write capabilities, 512 bytes EEPROM, 1K byte SRAM, 32 gen-

eral-purpose I/O lines, 32 general purpose working registers, a JTAG interface for

Boundary-scan, On-chip Debugging support and programming, three flexible

timer/counters with compare modes, internal and external interrupts, a serial program-

mable USART, a byte oriented 2-wire Serial Interface, an 8-channel, 10-bit ADC with

optional differential input stage with programmable gain (TQFP package only), a pro-

grammable Watchdog Timer with internal oscillator, an SPI serial port, and six software

selectable power saving modes. The Idle mode stops the CPU while allowing the

SRAM, timer/counters, SPI port, and interrupt system to continue functioning. The

Power-down mode saves the register contents but freezes the oscillator, disabling all

other chip functions until the next interrupt or hardware reset. In Power-save mode, the

asynchronous timer continues to run, allowing the user to maintain a timer base while

the rest of the device is sleeping. The ADC Noise Reduction Mode stops the CPU and

all I/O modules except asynchronous timer and ADC, to minimize switching noise during

ADC conversions. In Standby mode, the crystal/resonator oscillator is running while the

rest of the device is sleeping. This allows very fast start-up combined with low-power

consumption. In Extended Standby mode, both the main oscillator and the asynchro-

nous timer continue to run.

The device is manufactured using Atmel’s high density nonvolatile memory technology.

The On-chip ISP Flash allows the program memory to be reprogrammed in-system

through an SPI serial interface, by a conventional nonvolatile memory programmer, or

by an On-chip Boot program running on the AVR core. The boot program can use any

interface to download the application program in the Application Flash memory. Soft-

ware in the Boot Flash section will continue to run while the Application Flash section is

updated, providing true Read-While-Write operation. By combining an 8-bit RISC CPU

with In-System Self-Programmable Flash on a monolithic chip, the Atmel ATmega16 is

a powerful microcontroller that provides a highly-flexible and cost-effective solution to

many embedded control applications.

The ATmega16 AVR is supported with a full suite of program and system development

tools including: C compilers, macro assemblers, program debugger/simulators, in-circuit

emulators, and evaluation kits.

Pin Descriptions

VCC

GND

Port A (PA7..PA0)

Digital supply voltage.

Ground.

Port A serves as the analog inputs to the A/D Converter.

Port A also serves as an 8-bit bi-directional I/O port, if the A/D Converter is not used.

Port pins can provide internal pull-up resistors (selected for each bit). The Port A output

buffers have symmetrical drive characteristics with both high sink and source capability.

When pins PA0 to PA7 are used as inputs and are externally pulled low, they will source

current if the internal pull-up resistors are activated. The Port A pins are tristated when a

reset condition becomes active, even if the clock is not running.

ATmega16(L)

2466AS–08/01

ATmega16(L)

Port B (PB7..PB0)

Port B is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each

bit). The Port B output buffers have symmetrical drive characteristics with both high sink

and source capability. As inputs, Port B pins that are externally pulled low will source

current if the pull-up resistors are activated. The Port B pins are tristated when a reset

condition becomes active, even if the clock is not running.

Port B also serves the functions of various special features of the ATmega16 as listed

on page 55.

Port C (PC7..PC0)

Port C is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each

bit). The Port C output buffers have symmetrical drive characteristics with both high sink

and source capability. As inputs, Port C pins that are externally pulled low will source

current if the pull-up resistors are activated. The Port C pins are tristated when a reset

condition becomes active, even if the clock is not running. If the JTAG interface is

enabled, the pull-up resistors on pins PC5(TDI), PC3(TMS) and PC2(TCK) will be acti-

vated even if a reset occurs.

Port C also serves the functions of the JTAG interface and other special features of the

ATmega16 as listed on page 58.

Port D (PD7..PD0)

Port D is an 8-bit bidirectional I/O port with internal pull-up resistors (selected for each

bit). The Port D output buffers have symmetrical drive characteristics with both high sink

and source capability. As inputs, Port D pins that are externally pulled low will source

current if the pull-up resistors are activated. The Port D pins are tristated when a reset

condition becomes active, even if the clock is not running.

Port D also serves the functions of various special features of the ATmega16 as listed

on page 60.

RESET

Reset input. A low level on this pin for longer than the minimum pulse length will gener-

ate a reset, even if the clock is not running. The minimum pulse length is given in Table

15 on page 35. Shorter pulses are not guaranteed to generate a reset.

Input to the inverting oscillator amplifier and input to the internal clock operating circuit.

Output from the inverting oscillator amplifier.

This is the supply voltage pin for Port A and the A/D Converter. It should be externally

connected to VCC, even if the ADC is not used. If the ADC is used, it should be con-

nected to VCC through a low-pass filter.

This is the analog reference pin for the A/D Converter.

XTAL1

XTAL2

AVCC

AREF

2466AS–08/01

ATMEGA16-8AL Related Products

	ATMEGA16-8AL	ATMEGA16-8AC	ATMEGA16-8PL	ATMEGA16-8PI	ATMEGA16-8AU	ATMEGA16-8AI	ATMEGA16-8PU	ATMEGA16-8PC
Description	RISC Microcontroller, 8-Bit, FLASH, 8MHz, CMOS, PQFP44, 10 X 10 MM, 1 MM HEIGHT, 0.80 MM PITCH, PLASTIC, MS-026ACB, TQFP-44	RISC Microcontroller, 8-Bit, FLASH, 8MHz, CMOS, PQFP44, 10 X 10 MM, 1 MM HEIGHT, 0.80 MM PITCH, PLASTIC, MS-026ACB, TQFP-44	RISC Microcontroller, 8-Bit, FLASH, 8MHz, CMOS, PDIP40, 0.600 INCH, PLASTIC, DIP-40	RISC Microcontroller, 8-Bit, FLASH, 8MHz, CMOS, PDIP40, 0.600 INCH, PLASTIC, DIP-40	RISC Microcontroller, 8-Bit, FLASH, 8MHz, CMOS, PQFP44, 10 X 10 MM, 1 MM HEIGHT, 0.80 MM PITCH, PLASTIC, MS-026ACB, TQFP-44	RISC Microcontroller, 8-Bit, FLASH, 8MHz, CMOS, PQFP44, 10 X 10 MM, 1 MM HEIGHT, 0.80 MM PITCH, PLASTIC, MS-026ACB, TQFP-44	RISC Microcontroller, 8-Bit, FLASH, 8MHz, CMOS, PDIP40, 0.600 INCH, PLASTIC, DIP-40	RISC Microcontroller, 8-Bit, FLASH, 8MHz, CMOS, PDIP40, 0.600 INCH, PLASTIC, DIP-40
Is it lead-free?	Lead free	Contains lead	Lead free	Contains lead	Lead free	Contains lead	Lead free	Contains lead
Is it Rohs certified?	conform to	incompatible	conform to	incompatible	conform to	incompatible	conform to	incompatible
Parts packaging code	QFP	QFP	DIP	DIP	QFP	QFP	DIP	DIP
package instruction	TQFP,	TQFP,	DIP,	DIP,	TQFP,	10 X 10 MM, 1 MM HEIGHT, 0.80 MM PITCH, PLASTIC, MS-026ACB, TQFP-44	DIP,	DIP,
Contacts	44	44	40	40	44	44	40	40
Reach Compliance Code	compliant	not_compliant	compliant	not_compliant	compliant	not_compliant	compliant	not_compliant
core architecture	AVR	AVR	AVR	AVR	AVR	AVR	AVR	AVR
Device core	AVR	AVR	AVR	AVR	AVR	AVR	AVR	AVR
clock speed	16	16	16	16	16	16	16	16
Memory	1	1	1	1	1	1	1	1
flash memory	16	16	16	16	16	16	16	16
Adc channel	8	8	8	8	8	8	8	8
ADC resolution	10	10	10	10	10	10	10	10
Has ADC	YES	YES	YES	YES	YES	YES	YES	YES
bit size	8	8	8	8	8	8	8	8
maximum clock frequency	8 MHz	8 MHz	8 MHz	8 MHz	8 MHz	8 MHz	8 MHz	8 MHz
DAC channel	NO	NO	NO	NO	NO	NO	NO	NO
DMA channel	NO	NO	NO	NO	NO	NO	NO	NO
JESD-30 code	S-PQFP-G44	S-PQFP-G44	R-PDIP-T40	R-PDIP-T40	S-PQFP-G44	S-PQFP-G44	R-PDIP-T40	R-PDIP-T40
JESD-609 code	e3	e0	e3	e0	e3	e0	e3	e0
length	10 mm	10 mm	52.325 mm	52.325 mm	10 mm	10 mm	52.325 mm	52.325 mm
Humidity sensitivity level	3	3	1	1	3	3	1	1
Number of I/O lines	32	32	32	32	32	32	32	32
Number of terminals	44	44	40	40	44	44	40	40
On-chip program ROM width	16	16	16	16	16	16	16	16
Maximum operating temperature	70 °C	70 °C	70 °C	85 °C	85 °C	85 °C	85 °C	70 °C
PWM channel	YES	YES	YES	YES	YES	YES	YES	YES
Package body material	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY
encapsulated code	TQFP	TQFP	DIP	DIP	TQFP	TQFP	DIP	DIP
Package shape	SQUARE	SQUARE	RECTANGULAR	RECTANGULAR	SQUARE	SQUARE	RECTANGULAR	RECTANGULAR
Package form	FLATPACK, THIN PROFILE	FLATPACK, THIN PROFILE	IN-LINE	IN-LINE	FLATPACK, THIN PROFILE	FLATPACK, THIN PROFILE	IN-LINE	IN-LINE
Peak Reflow Temperature (Celsius)	260	240	260	225	260	240	245	225
Certification status	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified
RAM (bytes)	1024	1024	1024	1024	1024	1024	1024	1024
rom(word)	8192	8192	8192	8192	8192	8192	8192	8192
ROM programmability	FLASH	FLASH	FLASH	FLASH	FLASH	FLASH	FLASH	FLASH
Maximum seat height	1.2 mm	1.2 mm	4.83 mm	4.83 mm	1.2 mm	1.2 mm	4.83 mm	4.83 mm
speed	8 MHz	8 MHz	8 MHz	8 MHz	8 MHz	8 MHz	8 MHz	8 MHz
Maximum supply voltage	5.5 V	5.5 V	5.5 V	5.5 V	5.5 V	5.5 V	5.5 V	5.5 V
Minimum supply voltage	2.7 V	2.7 V	2.7 V	2.7 V	2.7 V	2.7 V	2.7 V	2.7 V
surface mount	YES	YES	NO	NO	YES	YES	NO	NO
technology	CMOS	CMOS	CMOS	CMOS	CMOS	CMOS	CMOS	CMOS
Temperature level	COMMERCIAL	COMMERCIAL	COMMERCIAL	INDUSTRIAL	INDUSTRIAL	INDUSTRIAL	INDUSTRIAL	COMMERCIAL
Terminal surface	Matte Tin (Sn)	Tin/Lead (Sn/Pb)	MATTE TIN	Tin/Lead (Sn/Pb)	Matte Tin (Sn)	Tin/Lead (Sn/Pb)	Matte Tin (Sn)	Tin/Lead (Sn/Pb)
Terminal form	GULL WING	GULL WING	THROUGH-HOLE	THROUGH-HOLE	GULL WING	GULL WING	THROUGH-HOLE	THROUGH-HOLE
Terminal pitch	0.8 mm	0.8 mm	2.54 mm	2.54 mm	0.8 mm	0.8 mm	2.54 mm	2.54 mm
Terminal location	QUAD	QUAD	DUAL	DUAL	QUAD	QUAD	DUAL	DUAL
Maximum time at peak reflow temperature	40	30	30	30	40	30	NOT SPECIFIED	30
width	10 mm	10 mm	15.24 mm	15.24 mm	10 mm	10 mm	15.24 mm	15.24 mm
uPs/uCs/peripheral integrated circuit type	MICROCONTROLLER, RISC	MICROCONTROLLER, RISC	MICROCONTROLLER, RISC	MICROCONTROLLER, RISC	MICROCONTROLLER, RISC	MICROCONTROLLER, RISC	MICROCONTROLLER, RISC	MICROCONTROLLER, RISC
Maker	Atmel (Microchip)	Atmel (Microchip)	-	Atmel (Microchip)	Atmel (Microchip)	Atmel (Microchip)	Atmel (Microchip)	Atmel (Microchip)

Recommended Resources

SRS system block diagram

Third and fourth order band pass filter circuit

Single touch light switch circuit (5)

Phase locked loop motor speed regulating circuit

Multifunctional timer rice cooker control circuit

Practical undervoltage and overvoltage protection circuit diagram

GPRS NO dialtone: Hello everyone: My GPRS module is MC52I based on wince5.0. Does the DCD DTR have to be connected to the serial port? And when I dial ×99# at the end, no dialtone appears. Could you please give me some...; lingqiang0123 Embedded System

TMC5130 is used as a driver to drive the motor. Why does the motor hum when it is stationary?: I use TMC5130 as the driver to drive the motor. The motor hums when it is stationary. I don't know why. I would like to ask for advice from all the experts!...; 天命风流 Motor Drive Control（Motor Control）

ADI Phase-Locked Loop FAQ: [size=5][color=#0000ff]ADI Phase-Locked Loop FAQ[/color][/size] [size=5][color=#0000ff] [/color][/size] [size=5][color=#0000ff]Data Download: [hide][/hide] [/color][/size]...; chen8710 ADI Reference Circuit

Newbie asks for advice! In the example code provided by TI, why is P5.3 the 10th frequency of the main system clock?: //****************************************************************************** //MSP430x26x Demo - Basic Clock, Output Buffered SMCLK, ACLK and MCLK/10 // //Description: Buffer ACLK on P5.6, SMCLK(D...; ZigBeeWSN Microcontroller MCU

2013-FPGA Summer Scholarship Program Prize Family Portrait: [size=5][color=red][backcolor=yellow]This summer development board scholarship activity is coming to an end, because school has already started:pleased: The prizes are now announced as follows: reward...; kdy FPGA/CPLD

Qingfeng Hanker TI M4 Development Board Development Application Tutorial-----Episode 2: Hanker TM4C123 Quick Start: 3.1 Keil MDK Integrated Development Environment This section mainly discusses how to use Keil MDK to develop and use TM4C. It is recommended that you choose a version from MDK 4.5 to the latest MDK4.7...; vvv9876 Microcontroller MCU

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components