L29C101GC35 datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > The embedded processor and controller> Microcontrollers and processors> L29C101GC35

L29C101GC35: DescriptionBit-Slice Processor, 16-Bit, CMOS, CPGA68, CERAMIC, PGA-68; CategoryThe embedded processor and controller Microcontrollers and processors; File Size417KB，13 Pages; ManufacturerLOGIC Devices; Websitehttp://www.logicdevices.com/

Download Datasheet Parametric Compare View All

L29C101GC35 Overview

Bit-Slice Processor, 16-Bit, CMOS, CPGA68, CERAMIC, PGA-68

L29C101GC35 Parametric

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Maker	LOGIC Devices
Parts packaging code	PGA
package instruction	PGA, PGA68,11X11
Contacts	68
Reach Compliance Code	unknown
ECCN code	3A991.A.2
Other features	16 X 16-BIT DUAL PORT REGISTER FILE; 9 BIT INSTRUCTION DECODER; ICC SPECIFIED @ 5MHZ
maximum clock frequency	30 MHz
External data bus width	16
JESD-30 code	S-CPGA-P68
JESD-609 code	e0
length	29.464 mm
Humidity sensitivity level	3
Number of terminals	68
Maximum operating temperature	70 °C
Minimum operating temperature
Package body material	CERAMIC, METAL-SEALED COFIRED
encapsulated code	PGA
Encapsulate equivalent code	PGA68,11X11
Package shape	SQUARE
Package form	GRID ARRAY
Peak Reflow Temperature (Celsius)	225
power supply	5 V
Certification status	Not Qualified
Maximum seat height	4.4196 mm
Maximum slew rate	30 mA
Maximum supply voltage	5.25 V
Minimum supply voltage	4.75 V
Nominal supply voltage	5 V
surface mount	NO
technology	CMOS
Temperature level	COMMERCIAL
Terminal surface	Tin/Lead (Sn/Pb)
Terminal form	PIN/PEG
Terminal pitch	2.54 mm
Terminal location	PERPENDICULAR
Maximum time at peak reflow temperature	NOT SPECIFIED
width	29.464 mm
uPs/uCs/peripheral integrated circuit type	BIT-SLICE MICROPROCESSOR

Preview

Download Datasheet

View All

This Material Copyrighted By Its Respective Manufacturer

L29C101GC35 Related Products

	L29C101GC35	L29C101PC35	L29C101DM45	L29C101GME45	L29C101DC35	L29C101GM45	L29C101DME45	L29C101GMB45	L29C101KME45
Description	Bit-Slice Processor, 16-Bit, CMOS, CPGA68, CERAMIC, PGA-68	Bit-Slice Processor, 16-Bit, CMOS, PDIP64, 0.900 INCH, PLASTIC, DIP-64	Bit-Slice Processor, 16-Bit, CMOS, CDIP64, 0.900 INCH, HERMETIC SEALED, SIDE BRAZED, DIP-64	Bit-Slice Processor, 16-Bit, CMOS, CPGA68, PGA-68	Bit-Slice Processor, 16-Bit, CMOS, CDIP64, 0.900 INCH, HERMETIC SEALED, SIDE BRAZED, DIP-64	Bit-Slice Processor, 16-Bit, CMOS, CPGA68, CAVITY UP, CERAMIC, PGA-68	Bit-Slice Processor, 16-Bit, CMOS, CDIP64, 0.900 INCH, HERMETIC SEALED, SIDE BRAZED, DIP-64	Bit-Slice Processor, 16-Bit, CMOS, CPGA68, CAVITY UP, CERAMIC, PGA-68	Bit-Slice Processor, CMOS, CQCC68
Is it Rohs certified?	incompatible	incompatible	incompatible	incompatible	incompatible	incompatible	incompatible	incompatible	incompatible
Maker	LOGIC Devices	LOGIC Devices	LOGIC Devices	LOGIC Devices	LOGIC Devices	LOGIC Devices	LOGIC Devices	LOGIC Devices	LOGIC Devices
package instruction	PGA, PGA68,11X11	DIP, DIP64,.9	DIP, DIP64,.9	PGA, PGA68,11X11	DIP, DIP64,.9	PGA, PGA68,11X11	DIP, DIP64,.9	PGA, PGA68,11X11	QCCN, LCC68,.95SQ
Reach Compliance Code	unknown	unknown	unknown	unknown	unknown	unknown	unknown	unknown	unknown
JESD-30 code	S-CPGA-P68	R-PDIP-T64	R-CDIP-T64	S-CPGA-P68	R-CDIP-T64	S-CPGA-P68	R-CDIP-T64	S-CPGA-P68	S-XQCC-N68
JESD-609 code	e0	e0	e0	e0	e0	e0	e0	e0	e0
Humidity sensitivity level	3	3	3	3	3	3	3	3	3
Number of terminals	68	64	64	68	64	68	64	68	68
Maximum operating temperature	70 °C	70 °C	125 °C	125 °C	70 °C	125 °C	125 °C	125 °C	125 °C
Minimum operating temperature	-	-	-55 °C	-55 °C	-	-55 °C	-55 °C	-55 °C	-55 °C
Package body material	CERAMIC, METAL-SEALED COFIRED	PLASTIC/EPOXY	CERAMIC, METAL-SEALED COFIRED	CERAMIC, METAL-SEALED COFIRED	CERAMIC, METAL-SEALED COFIRED	CERAMIC, METAL-SEALED COFIRED	CERAMIC, METAL-SEALED COFIRED	CERAMIC, METAL-SEALED COFIRED	CERAMIC
encapsulated code	PGA	DIP	DIP	PGA	DIP	PGA	DIP	PGA	QCCN
Encapsulate equivalent code	PGA68,11X11	DIP64,.9	DIP64,.9	PGA68,11X11	DIP64,.9	PGA68,11X11	DIP64,.9	PGA68,11X11	LCC68,.95SQ
Package shape	SQUARE	RECTANGULAR	RECTANGULAR	SQUARE	RECTANGULAR	SQUARE	RECTANGULAR	SQUARE	SQUARE
Package form	GRID ARRAY	IN-LINE	IN-LINE	GRID ARRAY	IN-LINE	GRID ARRAY	IN-LINE	GRID ARRAY	CHIP CARRIER
power supply	5 V	5 V	5 V	5 V	5 V	5 V	5 V	5 V	5 V
Certification status	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified
Maximum slew rate	30 mA	30 mA	30 mA	30 mA	30 mA	30 mA	30 mA	30 mA	30 mA
Nominal supply voltage	5 V	5 V	5 V	5 V	5 V	5 V	5 V	5 V	5 V
surface mount	NO	NO	NO	NO	NO	NO	NO	NO	YES
technology	CMOS	CMOS	CMOS	CMOS	CMOS	CMOS	CMOS	CMOS	CMOS
Temperature level	COMMERCIAL	COMMERCIAL	MILITARY	MILITARY	COMMERCIAL	MILITARY	MILITARY	MILITARY	MILITARY
Terminal surface	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)
Terminal form	PIN/PEG	THROUGH-HOLE	THROUGH-HOLE	PIN/PEG	THROUGH-HOLE	PIN/PEG	THROUGH-HOLE	PIN/PEG	NO LEAD
Terminal pitch	2.54 mm	2.54 mm	2.54 mm	2.54 mm	2.54 mm	2.54 mm	2.54 mm	2.54 mm	1.27 mm
Terminal location	PERPENDICULAR	DUAL	DUAL	PERPENDICULAR	DUAL	PERPENDICULAR	DUAL	PERPENDICULAR	QUAD
uPs/uCs/peripheral integrated circuit type	BIT-SLICE MICROPROCESSOR	BIT-SLICE MICROPROCESSOR	BIT-SLICE MICROPROCESSOR	BIT-SLICE MICROPROCESSOR	BIT-SLICE MICROPROCESSOR	BIT-SLICE MICROPROCESSOR	BIT-SLICE MICROPROCESSOR	BIT-SLICE MICROPROCESSOR	BIT-SLICE MICROPROCESSOR
Parts packaging code	PGA	DIP	DIP	PGA	DIP	PGA	DIP	PGA	-
Contacts	68	64	64	68	64	68	64	68	-
ECCN code	3A991.A.2	3A991.A.2	3A001.A.2.C	3A001.A.2.C	3A991.A.2	3A001.A.2.C	3A001.A.2.C	3A001.A.2.C	-
Other features	16 X 16-BIT DUAL PORT REGISTER FILE; 9 BIT INSTRUCTION DECODER; ICC SPECIFIED @ 5MHZ	9 BIT INSTRUCTION DECODER; ICC SPECIFIED @ 5MHZ	16 X 16-BIT DUAL PORT REGISTER FILE; 9 BIT INSTRUCTION DECODER; ICC SPECIFIED @ 5MHZ	9 BIT INSTRUCTION DECODER; ICC SPECIFIED @ 5MHZ	16 X 16-BIT DUAL PORT REGISTER FILE; 9 BIT INSTRUCTION DECODER; ICC SPECIFIED @ 5MHZ	16 X 16-BIT DUAL PORT REGISTER FILE; 9 BIT INSTRUCTION DECODER; ICC SPECIFIED @ 5MHZ	9 BIT INSTRUCTION DECODER; ICC SPECIFIED @ 5MHZ	16 X 16-BIT DUAL PORT REGISTER FILE; 9 BIT INSTRUCTION DECODER; ICC SPECIFIED @ 5MHZ	-
maximum clock frequency	30 MHz	30 MHz	25 MHz	25 MHz	30 MHz	25 MHz	25 MHz	25 MHz	-
External data bus width	16	16	16	16	16	16	16	16	-
length	29.464 mm	81.28 mm	81.28 mm	28.0416 mm	81.28 mm	29.464 mm	81.28 mm	29.464 mm	-
Peak Reflow Temperature (Celsius)	225	225	225	225	225	225	225	225	-
Maximum seat height	4.4196 mm	5.08 mm	3.81 mm	4.445 mm	3.81 mm	4.4196 mm	3.81 mm	4.4196 mm	-
Maximum supply voltage	5.25 V	5.25 V	5.5 V	5.5 V	5.25 V	5.5 V	5.5 V	5.5 V	-
Minimum supply voltage	4.75 V	4.75 V	4.5 V	4.5 V	4.75 V	4.5 V	4.5 V	4.5 V	-
Maximum time at peak reflow temperature	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	-
width	29.464 mm	22.86 mm	22.86 mm	28.0416 mm	22.86 mm	29.464 mm	22.86 mm	29.464 mm	-

Recommended Resources

Switching voltage regulator circuit of Lesheng DVD-883E ultra-thin DVD player

Common power circuits and applications 08

Huaxia 21A type flash circuit

Circuit diagram of electronic ballast with automatic opening and closing b

Dual channel long line transmission circuit

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components