NPLD910-15 datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Programmable logic devices> Programmable logic> NPLD910-15

NPLD910-15: DescriptionOT PLD, 18ns, PAL-Type, CMOS, PQCC44, PLASTIC, LCC-44; CategoryProgrammable logic devices Programmable logic; File Size649KB，22 Pages; ManufacturerIntel; Websitehttp://www.intel.com/

Download Datasheet Parametric Compare View All

NPLD910-15 Overview

OT PLD, 18ns, PAL-Type, CMOS, PQCC44, PLASTIC, LCC-44

NPLD910-15 Parametric

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Maker	Intel
Parts packaging code	LCC
package instruction	QCCJ, LDCC44,.7SQ
Contacts	44
Reach Compliance Code	compliant
Other features	PAL WITH MACROCELLS; 24 MACROCELLS; 2 EXTERNAL CLOCKS; ASYNCHRONOUS CLOCKS
Architecture	PAL-TYPE
maximum clock frequency	45.4 MHz
JESD-30 code	S-PQCC-J44
JESD-609 code	e0
length	16.5862 mm
Dedicated input times	12
Number of I/O lines	24
Number of entries	36
Output times	24
Number of product terms	240
Number of terminals	44
Maximum operating temperature	70 °C
Minimum operating temperature
organize	12 DEDICATED INPUTS, 24 I/O
Output function	MACROCELL
Package body material	PLASTIC/EPOXY
encapsulated code	QCCJ
Encapsulate equivalent code	LDCC44,.7SQ
Package shape	SQUARE
Package form	CHIP CARRIER
Peak Reflow Temperature (Celsius)	NOT SPECIFIED
power supply	5 V
Programmable logic type	OT PLD
propagation delay	18 ns
Certification status	Not Qualified
Maximum seat height	4.57 mm
Maximum supply voltage	5.25 V
Minimum supply voltage	4.75 V
Nominal supply voltage	5 V
surface mount	YES
technology	CMOS
Temperature level	COMMERCIAL
Terminal surface	Tin/Lead (Sn/Pb)
Terminal form	J BEND
Terminal pitch	1.27 mm
Terminal location	QUAD
Maximum time at peak reflow temperature	NOT SPECIFIED
width	16.5862 mm

NPLD910-15 Preview

More (Only the first 5 pages are displayed. Please Download Datasheet to view the full content.) >

NPLD910-15 Related Products

	NPLD910-15	PPLD910-25	PPLD910-15	DPLD910-25	DPLD910-12	DPLD910-15	PPLD910-12	NPLD910-25
Description	OT PLD, 18ns, PAL-Type, CMOS, PQCC44, PLASTIC, LCC-44	OT PLD, 28ns, PAL-Type, CMOS, PDIP40, PLASTIC, DIP-40	OT PLD, 18ns, PAL-Type, CMOS, PDIP40, PLASTIC, DIP-40	UV PLD, 28ns, PAL-Type, CMOS, CDIP40, WINDOWED, CERDIP-40	UV PLD, 15ns, PAL-Type, CMOS, CDIP40, WINDOWED, CERDIP-40	UV PLD, 18ns, PAL-Type, CMOS, CDIP40, WINDOWED, CERDIP-40	OT PLD, 15ns, PAL-Type, CMOS, PDIP40, PLASTIC, DIP-40	OT PLD, 28ns, PAL-Type, CMOS, PQCC44, PLASTIC, LCC-44
Is it Rohs certified?	incompatible	incompatible	incompatible	incompatible	incompatible	incompatible	incompatible	incompatible
Maker	Intel	Intel	Intel	Intel	Intel	Intel	Intel	Intel
Parts packaging code	LCC	DIP	DIP	DIP	DIP	DIP	DIP	LCC
package instruction	QCCJ, LDCC44,.7SQ	DIP, DIP40,.6	DIP, DIP40,.6	WDIP, DIP40,.6	WDIP, DIP40,.6	WDIP, DIP40,.6	DIP, DIP40,.6	QCCJ, LDCC44,.7SQ
Contacts	44	40	40	40	40	40	40	44
Reach Compliance Code	compliant	unknown	compliant	compliant	compliant	compliant	compliant	unknown
Other features	PAL WITH MACROCELLS; 24 MACROCELLS; 2 EXTERNAL CLOCKS; ASYNCHRONOUS CLOCKS	PAL WITH MACROCELLS; 24 MACROCELLS; 2 EXTERNAL CLOCKS; ASYNCHRONOUS CLOCKS	PAL WITH MACROCELLS; 24 MACROCELLS; 2 EXTERNAL CLOCKS; ASYNCHRONOUS CLOCKS	PAL WITH MACROCELLS; 24 MACROCELLS; 2 EXTERNAL CLOCKS; ASYNCHRONOUS CLOCKS	PAL WITH MACROCELLS; 24 MACROCELLS; 2 EXTERNAL CLOCKS; ASYNCHRONOUS CLOCKS	PAL WITH MACROCELLS; 24 MACROCELLS; 2 EXTERNAL CLOCKS; ASYNCHRONOUS CLOCKS	PAL WITH MACROCELLS; 24 MACROCELLS; 2 EXTERNAL CLOCKS; ASYNCHRONOUS CLOCKS	PAL WITH MACROCELLS; 24 MACROCELLS; 2 EXTERNAL CLOCKS; ASYNCHRONOUS CLOCKS
Architecture	PAL-TYPE	PAL-TYPE	PAL-TYPE	PAL-TYPE	PAL-TYPE	PAL-TYPE	PAL-TYPE	PAL-TYPE
maximum clock frequency	45.4 MHz	27.7 MHz	45.4 MHz	27.7 MHz	52.6 MHz	45.4 MHz	52.6 MHz	27.7 MHz
JESD-30 code	S-PQCC-J44	R-PDIP-T40	R-PDIP-T40	R-GDIP-T40	R-GDIP-T40	R-GDIP-T40	R-PDIP-T40	S-PQCC-J44
JESD-609 code	e0	e0	e0	e0	e0	e0	e0	e0
length	16.5862 mm	52.26 mm	52.26 mm	52.325 mm	52.325 mm	52.325 mm	52.26 mm	16.5862 mm
Dedicated input times	12	12	12	12	12	12	12	12
Number of I/O lines	24	24	24	24	24	24	24	24
Number of entries	36	36	36	36	36	36	36	36
Output times	24	24	24	24	24	24	24	24
Number of product terms	240	240	240	240	240	240	240	240
Number of terminals	44	40	40	40	40	40	40	44
Maximum operating temperature	70 °C	70 °C	70 °C	70 °C	70 °C	70 °C	70 °C	70 °C
organize	12 DEDICATED INPUTS, 24 I/O	12 DEDICATED INPUTS, 24 I/O	12 DEDICATED INPUTS, 24 I/O	12 DEDICATED INPUTS, 24 I/O	12 DEDICATED INPUTS, 24 I/O	12 DEDICATED INPUTS, 24 I/O	12 DEDICATED INPUTS, 24 I/O	12 DEDICATED INPUTS, 24 I/O
Output function	MACROCELL	MACROCELL	MACROCELL	MACROCELL	MACROCELL	MACROCELL	MACROCELL	MACROCELL
Package body material	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	CERAMIC, GLASS-SEALED	CERAMIC, GLASS-SEALED	CERAMIC, GLASS-SEALED	PLASTIC/EPOXY	PLASTIC/EPOXY
encapsulated code	QCCJ	DIP	DIP	WDIP	WDIP	WDIP	DIP	QCCJ
Encapsulate equivalent code	LDCC44,.7SQ	DIP40,.6	DIP40,.6	DIP40,.6	DIP40,.6	DIP40,.6	DIP40,.6	LDCC44,.7SQ
Package shape	SQUARE	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	SQUARE
Package form	CHIP CARRIER	IN-LINE	IN-LINE	IN-LINE, WINDOW	IN-LINE, WINDOW	IN-LINE, WINDOW	IN-LINE	CHIP CARRIER
Peak Reflow Temperature (Celsius)	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED
power supply	5 V	5 V	5 V	5 V	5 V	5 V	5 V	5 V
Programmable logic type	OT PLD	OT PLD	OT PLD	UV PLD	UV PLD	UV PLD	OT PLD	OT PLD
propagation delay	18 ns	28 ns	18 ns	28 ns	15 ns	18 ns	15 ns	28 ns
Certification status	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified
Maximum seat height	4.57 mm	5.08 mm	5.08 mm	5.72 mm	5.72 mm	5.72 mm	5.08 mm	4.57 mm
Maximum supply voltage	5.25 V	5.25 V	5.25 V	5.25 V	5.25 V	5.25 V	5.25 V	5.25 V
Minimum supply voltage	4.75 V	4.75 V	4.75 V	4.75 V	4.75 V	4.75 V	4.75 V	4.75 V
Nominal supply voltage	5 V	5 V	5 V	5 V	5 V	5 V	5 V	5 V
surface mount	YES	NO	NO	NO	NO	NO	NO	YES
technology	CMOS	CMOS	CMOS	CMOS	CMOS	CMOS	CMOS	CMOS
Temperature level	COMMERCIAL	COMMERCIAL	COMMERCIAL	COMMERCIAL	COMMERCIAL	COMMERCIAL	COMMERCIAL	COMMERCIAL
Terminal surface	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)
Terminal form	J BEND	THROUGH-HOLE	THROUGH-HOLE	THROUGH-HOLE	THROUGH-HOLE	THROUGH-HOLE	THROUGH-HOLE	J BEND
Terminal pitch	1.27 mm	2.54 mm	2.54 mm	2.54 mm	2.54 mm	2.54 mm	2.54 mm	1.27 mm
Terminal location	QUAD	DUAL	DUAL	DUAL	DUAL	DUAL	DUAL	QUAD
Maximum time at peak reflow temperature	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED
width	16.5862 mm	15.24 mm	15.24 mm	15.24 mm	15.24 mm	15.24 mm	15.24 mm	16.5862 mm

Recommended Resources

Current negative feedback amplifier

Direct heating rectifier tube full-wave rectification and filter circuit

Simple phase sequence detection circuit diagram

Gas/smoke alarm circuit

Ordinary telephone set equipped with cordless telephone extension circuit diagram

300VA UPS computer power supply circuit diagram

If EEworld releases an app, what would you like it to be like?: [size=3] As the title says, we have done similar surveys before. The administrators, moderators and netizens have discussed many times about making a forum app. Later, we also referred to many similar...; eric_wang Talking

The serial port program debugging of stm32f4 discovery board is not correct, please take a look: #include "main.h"GPIO_InitTypeDef gpio;USART_InitTypeDef usart;void USART1_Config(void) {SystemInit();RCC_APB2PeriphClockCmd(RCC_APB2Periph_USART1,ENABLE);RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOA, ...; lzy709 stm32/stm8

ADI Labs Circuits DIY Project Guide: Sign up to participate: "ADI Laboratory Circuit DIY Competition" is officially launched! https://bbs.eeworld.com.cn/thread-293726-1-1.html ADI laboratory circuits are of various types and cover a wide...; chunyang ADI Reference Circuit

Introduction to Si4432 wireless transceiver chip (long-distance wireless transmission module): [align=left][color=#252525][size=14px][color=#000000]The module uses Silicon Labs' Si4432 as a wireless transceiver chip. It is a complete, compact, low-power wireless transceiver module. SI4432 is on...; Jacktang RF/Wirelessly

Principle and use of online UPS: UPS can be divided into three types according to the working mode: online (O LINE), online interactive (LINE INTERACTIVE) and backup (OFF LINE). Since online UPS has advantages that other UPS power su...; frozenviolet Test/Measurement

Chongqing Jiaotong University Electronic Technology Excellent Course 1012 pages 32.8M PPT version.rar: ...; wzt Embedded System

Shortcut: 00 01 02 03 04 05 06 07 08 09 0A 0C 0F 0J 0L 0M 0R 0S 0T 0Z 10 11 12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E 1F 1H 1K 1M 1N 1P 1S 1T 1V 1X 1Z 20 21 22 23 24 25 26 27 28 29 2A 2B 2C 2D 2E 2F 2G 2K 2M 2N 2P 2Q 2R 2S 2T 2W 2Z 30 31 32 33 34 35 36 37 38 39 3A 3B 3C 3D 3E 3F 3G 3H 3J 3K 3L 3M 3N 3P 3R 3S 3T 3V 40 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 4M 4N 4P 4S 4T 50 51 52 53 54 55 56 57 58 59 5A 5B 5C 5E 5G 5H 5K 5M 5N 5P 5S 5T 5V 60 61 62 63 64 65 66 67 68 69 6A 6C 6E 6F 6M 6N 6P 6R 6S 6T 70 71 72 73 74 75 76 77 78 79 7A 7B 7C 7M 7N 7P 7Q 7V 7W 7X 80 81 82 83 84 85 86 87 88 89 8A 8D 8E 8L 8N 8P 8S 8T 8W 8Y 8Z 90 91 92 93 94 95 96 97 98 99 9A 9B 9C 9D 9F 9G 9H 9L 9S 9T 9W

Popular Components