530KC808M000DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 530KC808M000DG

530KC808M000DG: DescriptionCMOS/TTL Output Clock Oscillator, 808MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530KC808M000DG Overview

CMOS/TTL Output Clock Oscillator, 808MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530KC808M000DG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	7%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	808 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	CMOS/TTL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	1.89 V
Minimum supply voltage	1.71 V
Nominal supply voltage	1.8 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Input status indication circuit diagram

V-segment RF modulator

High gain amplifier composed of transistors and field effect tubes

Wuzhou-Ariston BCD-185 refrigerator circuit

555 power supply voltage high and low limit alarm circuit

AN5265 sound circuit

Selling some ST development boards, if you need them, please take a look: I'm selling a Zhengdian Atom Explorer. I bought it last year and I've taken good care of it. It doesn't come with a screen or a programmer. It comes with a data cable. If you want it, I'll give you Fr...; 李俊锋 Buy&Sell

FPGA Programming I2C Interface Summary: 1. To simulate the I2C protocol, you need to read the data sheet and master the timing. 2. The I2C protocol has stricter timing requirements than SPI. Specifically, when the clock SCL is at a high lev...; eeleader FPGA/CPLD

Street light control system circuit!: Dear experts, I am not very talented. I have no idea about the circuit of the street light control system. I hope you can help me and give me some ideas!topic: 34. Design and production of street ligh...; zxy2288 Analog electronics

【McQueen Trial】Infrared remote control test: The McQueen car is equipped with an infrared receiver. I want to test the infrared remote control function. Since I don’t have the original remote control, I will try using my own remote control.Write...; xscc MicroPython Open Source section

Single chip microcomputer speed acquisition system: The board I soldered uses a 51 chip, but the 51 only has two timers. I want to convert the square wave into an electrical signal, then into a string, and then transmit it to the software on my compute...; Glove 51mcu

TI seminar has started! Find a broken board and exchange it for a new TI board!: As the title says, haha, I just saw the link of MSP430 DAY: [url=https://bbs.eeworld.com.cn/thread-370794-1-1.html]https://bbs.eeworld.com.cn/thread-370794-1-1.html[/url] Friends in Qingdao, Dongguan,...; fish001 TI Technology Forum

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components