MM74HC266J datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > logic> logic> MM74HC266J

MM74HC266J: DescriptionHC/UH SERIES, QUAD 2-INPUT XNOR GATE, CDIP14, CERDIP-14; Categorylogic logic; File Size83KB，3 Pages; ManufacturerTexas Instruments; Websitehttp://www.ti.com.cn/

Stay tuned Parametric Compare

MM74HC266J Overview

HC/UH SERIES, QUAD 2-INPUT XNOR GATE, CDIP14, CERDIP-14

MM74HC266J Parametric

Parameter Name	Attribute value
Is it lead-free?	Contains lead
Is it Rohs certified?	incompatible
Maker	Texas Instruments
Parts packaging code	DIP
package instruction	DIP, DIP14,.3
Contacts	14
Reach Compliance Code	unknown
series	HC/UH
JESD-30 code	R-GDIP-T14
JESD-609 code	e0
length	19.43 mm
Load capacitance (CL)	50 pF
Logic integrated circuit type	XNOR GATE
Number of functions	4
Number of entries	2
Number of terminals	14
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Output characteristics	OPEN-DRAIN
Package body material	CERAMIC, GLASS-SEALED
encapsulated code	DIP
Encapsulate equivalent code	DIP14,.3
Package shape	RECTANGULAR
Package form	IN-LINE
Peak Reflow Temperature (Celsius)	NOT SPECIFIED
power supply	2/6 V
propagation delay (tpd)	30 ns
Certification status	Not Qualified
Schmitt trigger	NO
Maximum seat height	5.08 mm
Maximum supply voltage (Vsup)	6 V
Minimum supply voltage (Vsup)	2 V
Nominal supply voltage (Vsup)	5 V
surface mount	NO
technology	CMOS
Temperature level	INDUSTRIAL
Terminal surface	Tin/Lead (Sn/Pb)
Terminal form	THROUGH-HOLE
Terminal pitch	2.54 mm
Terminal location	DUAL
Maximum time at peak reflow temperature	NOT SPECIFIED
width	7.62 mm

MM74HC266J Related Products

	MM74HC266J	MM74HC266N	MM54HC266J
Description	HC/UH SERIES, QUAD 2-INPUT XNOR GATE, CDIP14, CERDIP-14	HC/UH SERIES, QUAD 2-INPUT XNOR GATE, PDIP14, PLASTIC, DIP-14	HC/UH SERIES, QUAD 2-INPUT XNOR GATE, CDIP14, CERDIP-14
Is it lead-free?	Contains lead	Contains lead	Contains lead
Is it Rohs certified?	incompatible	incompatible	incompatible
Maker	Texas Instruments	Texas Instruments	Texas Instruments
Parts packaging code	DIP	DIP	DIP
package instruction	DIP, DIP14,.3	DIP, DIP14,.3	DIP, DIP14,.3
Contacts	14	14	14
Reach Compliance Code	unknown	unknown	unknow
series	HC/UH	HC/UH	HC/UH
JESD-30 code	R-GDIP-T14	R-PDIP-T14	R-GDIP-T14
JESD-609 code	e0	e0	e0
length	19.43 mm	19.215 mm	19.43 mm
Load capacitance (CL)	50 pF	50 pF	50 pF
Logic integrated circuit type	XNOR GATE	XNOR GATE	XNOR GATE
Number of functions	4	4	4
Number of entries	2	2	2
Number of terminals	14	14	14
Maximum operating temperature	85 °C	85 °C	125 °C
Minimum operating temperature	-40 °C	-40 °C	-55 °C
Output characteristics	OPEN-DRAIN	OPEN-DRAIN	OPEN-DRAIN
Package body material	CERAMIC, GLASS-SEALED	PLASTIC/EPOXY	CERAMIC, GLASS-SEALED
encapsulated code	DIP	DIP	DIP
Encapsulate equivalent code	DIP14,.3	DIP14,.3	DIP14,.3
Package shape	RECTANGULAR	RECTANGULAR	RECTANGULAR
Package form	IN-LINE	IN-LINE	IN-LINE
Peak Reflow Temperature (Celsius)	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED
power supply	2/6 V	2/6 V	2/6 V
propagation delay (tpd)	30 ns	30 ns	36 ns
Certification status	Not Qualified	Not Qualified	Not Qualified
Schmitt trigger	NO	NO	NO
Maximum seat height	5.08 mm	5.08 mm	5.08 mm
Maximum supply voltage (Vsup)	6 V	6 V	6 V
Minimum supply voltage (Vsup)	2 V	2 V	2 V
Nominal supply voltage (Vsup)	5 V	5 V	5 V
surface mount	NO	NO	NO
technology	CMOS	CMOS	CMOS
Temperature level	INDUSTRIAL	INDUSTRIAL	MILITARY
Terminal surface	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)
Terminal form	THROUGH-HOLE	THROUGH-HOLE	THROUGH-HOLE
Terminal pitch	2.54 mm	2.54 mm	2.54 mm
Terminal location	DUAL	DUAL	DUAL
Maximum time at peak reflow temperature	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED
width	7.62 mm	7.62 mm	7.62 mm

Recommended Resources

Pulse boost circuitb

One of the phase failure protection circuits for detecting line current

Power outage emergency lights (2)

CM6123 lathe electrical control circuit_2

Overvoltage protection circuit for any AC power source

Multi-range multi-function signal generator circuit diagram composed of 5G8038

2006 Sichuan Province Undergraduate Electronic Design Competition Questions - Simple Digital Frequency Meter (Neijiang Normal University): [i=s]This post was last edited by paulhyde on 2014-9-15 09:46[/i] [b]Electronic Design Competition Test Questions Simple Digital Frequency Meter I. Electronic Design Competition Design Task: [/b] Desi...; 呱呱 Electronics Design Contest

[Altera SOC in-depth experience tour] FPGA and me: [i=s] This post was last edited by bsdlinux on 2015-2-1 05:54 [/i] [align=left][color=#000][font=Simsun][size=3] When I was in college, I first came into contact with FPGA. I couldn't sleep for many n...; bsdlinux FPGA/CPLD

EEWORLD University Hall----SensorTile Competition - Weather Monitoring: SensorTile Competition - Weather Monitoring : https://training.eeworld.com.cn/course/4057...; supermiao123 Test/Measurement

A New Inrush Current Limiter: Abstract: The defects of traditional surge current limiting methods are pointed out, such as high power consumption, secondary surge and non-function. A new method of surge current limiting is propose...; zbz0529 Power technology

Clear or low-level format of USB flash drive: I am working on a small project recently, which is to realize the zero clearing or low-level formatting of a USB flash drive. The ultimate goal is to make it impossible to recover the USB flash drive ...; ssdd_yy Embedded System

Scatter the points. Come if you want.: I feel better today. Scatter some points ^_^...; krg07 Embedded System

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components