EEWORLDEEWORLDEEWORLD

Part Number

Search

514CAA002136AAGR

Description
CMOS Output Clock Oscillator,
CategoryPassive components    oscillator   
File Size746KB,38 Pages
ManufacturerSilicon Laboratories Inc
Download Datasheet Parametric View All

514CAA002136AAGR Online Shopping

Suppliers Part Number Price MOQ In stock  
514CAA002136AAGR - - View Buy Now

514CAA002136AAGR Overview

CMOS Output Clock Oscillator,

514CAA002136AAGR Parametric

Parameter NameAttribute value
MakerSilicon Laboratories Inc
Reach Compliance Codeunknow
Oscillator typeCMOS
Si514
A
N Y
-F
REQUENCY
I
2
C P
R OG R A MM A B L E
X O ( 1 0 0 k H
Z
Features
TO
250 MH
Z
)
Programmable to any frequency
from 100 kHz to 250 MHz
0.026 ppb frequency tuning
resolution
Glitch suppression on OE, power
on and frequency transitions
Low jitter operation
2- to 4-week lead times
Total stability includes 10-year
aging
Comprehensive production test
coverage includes crystal ESR and
DLD
On-chip LDO for power supply
noise filtering
3.3, 2.5, or 1.8 V operation
Differential (LVPECL, LVDS,
HCSL) or CMOS output options
Optional integrated 1:2 CMOS
fanout buffer
Industry standard 5x7, 3.2x5, and
2.5x3.2 mm packages
–40 to 85
o
C operation
Si5602
5x7mm, 3.2x5mm
2.5x3.2mm
Ordering Information:
See page 28.
Applications
All-digital PLLs
DAC+ VCXO replacement
SONET/SDH/OTN
3G-SDI/HD-SDI/SDI
Pin Assignments:
See page 27.
Datacom
Industrial automation
FPGA/ASIC clock generation
FPGA synchronization
SDA
SCL
GND
1
2
3
6
5
4
V
DD
Description
The Si514 user-programmable I
2
C XO utilizes Silicon Laboratories' advanced PLL
technology to provide any frequency from 100 kHz to 250 MHz with programming
resolution of 0.026 parts per billion. The Si514 uses a single integrated crystal and
Silicon Labs’ proprietary DSPLL synthesizer to generate any frequency across this
range using simple I
2
C commands. Ultra-fine tuning resolution replaces DACs and
VCXOs with an all-digital PLL solution that improves performance where
synchronization is necessary or in free-running reference clock applications. This
solution provides superior supply noise rejection, simplifying low jitter clock
generation in noisy environments. Crystal ESR and DLD are individually
production-tested to guarantee performance and enhance reliability.
The Si514 is factory-configurable for a wide variety of user specifications, including
startup frequency, I
2
C address, supply voltage, output format, and stability. Specific
configurations are factory-programmed at time of shipment, eliminating long lead
times and non-recurring engineering charges associated with custom frequency
oscillators.
CLK–
CLK+
Functional Block Diagram
Rev. 1.2 6/18
Copyright © 2018 by Silicon Laboratories
Si514
MSP430 F149 remote firmware upgrade method
Which big brother can explain in detail the method of remote firmware upgrade of MSP430? I have seen three methods of firmware upgrade written by a big brother, 1, JTAG, 2BSL, 3, custom firmware upgra...
whiskylife Microcontroller MCU
Does synaptic use shared memory to turn on and off the touchpad?
Which process is shared memory used to modify the touchpad? Is it X Window? If I don't want to share memory, how can I modify the touchpad?...
aphonline Embedded System
Please recommend a PCI development board for FPGA without bridge chip
FPGA directly connected to PCI, without PLX interface chip, the price is best to be cheap, Taobao is too expensive, high-end chips Spartan6 and Spartan3a are fine, altera's are also OK, the price is p...
lidonglei1 FPGA/CPLD
Help regarding video capture card
Our company is currently using a PCI video capture card, which uses SA7111A for AD conversion = EP2C8T144 to temporarily store and control transfer data = PLX9054. A FIFO is written in the FPGA chip. ...
yup1983 Embedded System
Introduction to the Powerpad function of the sharing chip
The chip powerpad is used to dissipate heat for the chip. Most chips have a powerpad. However, there are a few things to note: The powerpad must be connected to GND and fully soldered to the GND on th...
qwqwqw2088 Analogue and Mixed Signal
Configuration and precautions of COFF in Buck LED driver chip with COFT control mode
[i=s]This post was last edited by qwqwqw2088 on 2022-8-24 13:12[/i]LED driver chips can be divided into analog dimming and PWM dimming according to the dimming method.Analog dimming is relatively simp...
qwqwqw2088 TI Technology Forum

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 178  1905  1490  744  2351  4  39  30  15  48 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号