5962-9317707QNC datasheet, PDF

Datasheet> All Categories > storage> storage> 5962-9317707QNC

5962-9317707QNC: DescriptionRad. Tolerant High Speed 16 Kb x 9 Parallel FIFO; Categorystorage storage; File Size2MB，20 Pages; ManufacturerAtmel (Microchip)

Download Datasheet Parametric Compare View All

5962-9317707QNC Overview

Rad. Tolerant High Speed 16 Kb x 9 Parallel FIFO

5962-9317707QNC Parametric

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Maker	Atmel (Microchip)
Parts packaging code	DFP
package instruction	DFP, FL28,.4
Contacts	28
Reach Compliance Code	compliant
ECCN code	EAR99
Maximum access time	40 ns
Other features	RETRANSMIT
Maximum clock frequency (fCLK)	25 MHz
period time	30 ns
JESD-30 code	R-XDFP-F28
JESD-609 code	e4
memory density	147456 bit
Memory IC Type	OTHER FIFO
memory width	9
Number of functions	1
Number of terminals	28
word count	16384 words
character code	16000
Operating mode	ASYNCHRONOUS
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
organize	16KX9
Exportable	NO
Package body material	UNSPECIFIED
encapsulated code	DFP
Encapsulate equivalent code	FL28,.4
Package shape	RECTANGULAR
Package form	FLATPACK
Parallel/Serial	PARALLEL
power supply	5 V
Certification status	Qualified
Filter level	MIL-PRF-38535 Class Q
Maximum seat height	3.3 mm
Maximum slew rate	0.11 mA
Maximum supply voltage (Vsup)	5.5 V
Minimum supply voltage (Vsup)	4.5 V
Nominal supply voltage (Vsup)	5 V
surface mount	YES
technology	CMOS
Temperature level	MILITARY
Terminal surface	Gold (Au)
Terminal form	FLAT
Terminal pitch	1.27 mm
Terminal location	DUAL
width	10.16 mm
Base Number Matches	1

Preview

Download Datasheet

View All

Features

•

First-in First-out Dual Port Memory

16384 bits x 9 Organization

Fast Flag and Access Times: 15, 30 ns

Wide Temperature Range: - 55°C to + 125°C

Fully Expandable by Word Width or Depth

Asynchronous Read/Write Operations

Empty, Full and Half Flags in Single Device Mode

Retransmit Capability

Bi-directional Applications

Battery Back-up Operation: 2V Data Retention

TTL Compatible

Single 5V ± 10% Power Supply

No Single Event Latch-up below a LET Threshold of 80 MeV/mg/cm

Tested up to a Total Dose of 30 krads (Si) according to MIL STD 883 Method 1019

Quality grades: QML Q and V with SMD 5962-93177 and ESCC with specification

9301/048

Rad. Tolerant

High Speed

16 Kb x 9

Parallel FIFO

M67206H

Description

The M67206H implements a first-in first-out algorithm, featuring asynchronous

read/write operations. The FULL and EMPTY flags prevent data overflow and under-

flow. The Expansion logic allows unlimited expansion in word size and depth with no

timing penalties. Twin address pointers automatically generate internal read and write

addresses, and no external address information is required. Address pointers are

automatically incremented with the write pin and read pin. The 9 bits wide data are

used in data communications applications where a parity bit for error checking is nec-

essary. The Retransmit pin resets the Read pointer to zero without affecting the write

pointer. This is very useful for retransmitting data when an error is detected in the

system.

Using an array of eight transistors (8T) memory cell, the M67206H combines an

extremely low standby supply current (typ = 0.1

µA)

with a fast access time at 15 ns

over the full temperature range. All versions offer battery backup data retention capa-

bility with a typical power consumption at less than 2

µW.

The M67206H is processed according to the methods of the latest revision of the MIL

PRF 38535 (Q and V) or ESCC 9000.

Rev. 4143J–AERO–04/07

Write Enable (W)

A write cycle is initiated on the falling edge of this input if the Full Flag (FF) is not set.

Data set-up and hold times must be maintained in the rise time of the leading edge of

the Write Enable (W). Data is stored sequentially in the Ram array, regardless of any

current read operation.

Once half the memory is filled, and during the falling edge of the next write operation,

the Half-Full Flag (HF) will be set to low and remain in this state until the difference

between the write and read pointers is less than or equal to half of the total available

memory in the device. The Half-Full Flag (HF) is then reset by the rising edge of the

read operation.

To prevent data overflow, the Full Flag (FF) will go low, inhibiting further write opera-

tions. On completion of a valid read operation, the Full Flag (FF) will go high after TRFF,

allowing a valid write to begin. When the FIFO stack is full, the internal write pointer is

blocked from W, so that external changes to W will have no effect on the full FIFO stack.

Read Enable (R)

A read cycle is initiated on the falling edge of the Read Enable (R) provided that the

Empty Flag (EF) is not set. The data is accessed on a first-in/first-out basis, not includ-

ing any current write operations. After Read Enable (R) goes high, the Data Outputs (Q0

- Q8) will return to a high impedance state until the next Read operation. When all the

data in the FIFO stack has been read, the Empty Flag (EF) will go low, allowing the

“final” read cycle, but inhibiting further read operations while the data outputs remain in

a high impedance state. Once a valid write operation has been completed, the Empty

Flag (EF) will go high after tWEF and a valid read may then be initiated. When the FIFO

stack is empty, the internal read pointer is blocked from R, so that external changes to R

will have no effect on the empty FIFO stack.

This pin is a dual-purpose input. In the Depth Expansion Mode, this pin is connected to

ground to indicate that it is the first loaded (see Operating Modes). In the Single Device

Mode, this pin acts as the retransmit input. The Single Device Mode is initiated by con-

necting the Expansion In (XI) to ground.

The M67206H can be set to retransmit data when the Retransmit Enable Control (RT)

input is pulsed low. A retransmit operation will set the internal read point to the first loca-

tion and will not affect the write pointer. Read Enable (R) and Write Enable (W) must be

in the high state during retransmit. The retransmit feature is intended for use when a

number of writes are equal to or less than the depth of the FIFO has occurred since the

last RS cycle. The retransmit feature is not compatible with the Depth Expansion Mode

and will affect the Half-Full Flag (HF), in accordance with the relative locations of the

read and write pointers.

First Load/Retransmit

(FL/RT)

Expansion In (XI)

The XI input is a dual-purpose pin. Expansion In (XI) is connected to GND to indicate an

operation in the single device mode. Expansion In (XI) is connected to Expansion Out

(XO) of the previous device in the Depth Expansion or Daisy Chain modes.

The Full Flag (FF) will go low, inhibiting further write operations when the write pointer is

one location less than the read pointer, indicating that the device is full. If the read

pointer is not moved after Reset (RS), the Full Flag (FF) will go low after 16384 writes.

The Empty Flag (EF) will go low, inhibiting further read operations when the read pointer

is equal to the write pointer, indicating that the device is empty.

Full Flag (FF)

Empty Flag (EF)

M67206H

4143J–AERO–04/07

5962-9317707QNC Related Products

	5962-9317707QNC	5962-9317707VTC	5962D9317707VNC	5962D9317707VTC	5962D9317708VTC	MM0-67206HV-15SV	MM067206HV-15-E	MMDP-67206HV-15-E
Description	Rad. Tolerant High Speed 16 Kb x 9 Parallel FIFO	Rad. Tolerant High Speed 16 Kb x 9 Parallel FIFO	Rad. Tolerant High Speed 16 Kb x 9 Parallel FIFO	Rad. Tolerant High Speed 16 Kb x 9 Parallel FIFO	Rad. Tolerant High Speed 16 Kb x 9 Parallel FIFO	Rad. Tolerant High Speed 16 Kb x 9 Parallel FIFO	Rad. Tolerant High Speed 16 Kb x 9 Parallel FIFO	Rad. Tolerant High Speed 16 Kb x 9 Parallel FIFO
Parts packaging code	DFP	DIP	DFP	DIP	DIP	DIE	DIE	DFP
package instruction	DFP, FL28,.4	DIP, DIP28,.3	DFP, FL28,.4	DIP, DIP28,.3	DIP, DIP28,.3	DIE,	DIE,	DFP,
Reach Compliance Code	compliant	compliant	compli	compliant	compli	unknow	compli	compli
ECCN code	EAR99	EAR99	EAR99	EAR99	EAR99	EAR99	EAR99	EAR99
Maximum access time	40 ns	40 ns	40 ns	40 ns	25 ns	25 ns	25 ns	25 ns
period time	30 ns	30 ns	30 ns	30 ns	15 ns	15 ns	15 ns	15 ns
JESD-30 code	R-XDFP-F28	R-XDIP-T28	R-XDFP-F28	R-XDIP-T28	R-XDIP-T28	X-XUUC-N	X-XUUC-N	R-XDFP-F28
memory density	147456 bit	147456 bit	147456 bi	147456 bit	147456 bi	147456 bi	147456 bi	147456 bi
memory width	9	9	9	9	9	9	9	9
Number of functions	1	1	1	1	1	1	1	1
word count	16384 words	16384 words	16384 words	16384 words	16384 words	16384 words	16384 words	16384 words
character code	16000	16000	16000	16000	16000	16000	16000	16000
Operating mode	ASYNCHRONOUS	ASYNCHRONOUS	ASYNCHRONOUS	ASYNCHRONOUS	ASYNCHRONOUS	ASYNCHRONOUS	ASYNCHRONOUS	ASYNCHRONOUS
Maximum operating temperature	125 °C	125 °C	125 °C	125 °C	125 °C	125 °C	125 °C	125 °C
Minimum operating temperature	-55 °C	-55 °C	-55 °C	-55 °C	-55 °C	-55 °C	-55 °C	-55 °C
organize	16KX9	16KX9	16KX9	16KX9	16KX9	16KX9	16KX9	16KX9
Exportable	NO	NO	NO	NO	NO	NO	NO	NO
Package body material	UNSPECIFIED	UNSPECIFIED	UNSPECIFIED	UNSPECIFIED	UNSPECIFIED	UNSPECIFIED	UNSPECIFIED	UNSPECIFIED
encapsulated code	DFP	DIP	DFP	DIP	DIP	DIE	DIE	DFP
Package shape	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	UNSPECIFIED	UNSPECIFIED	RECTANGULAR
Package form	FLATPACK	IN-LINE	FLATPACK	IN-LINE	IN-LINE	UNCASED CHIP	UNCASED CHIP	FLATPACK
Parallel/Serial	PARALLEL	PARALLEL	PARALLEL	PARALLEL	PARALLEL	PARALLEL	PARALLEL	PARALLEL
Certification status	Qualified	Qualified	Qualified	Qualified	Qualified	Not Qualified	Not Qualified	Not Qualified
Maximum supply voltage (Vsup)	5.5 V	5.5 V	5.5 V	5.5 V	5.5 V	5.5 V	5.5 V	5.5 V
Minimum supply voltage (Vsup)	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V
Nominal supply voltage (Vsup)	5 V	5 V	5 V	5 V	5 V	5 V	5 V	5 V
surface mount	YES	NO	YES	NO	NO	YES	YES	YES
technology	CMOS	CMOS	CMOS	CMOS	CMOS	CMOS	CMOS	CMOS
Temperature level	MILITARY	MILITARY	MILITARY	MILITARY	MILITARY	MILITARY	MILITARY	MILITARY
Terminal form	FLAT	THROUGH-HOLE	FLAT	THROUGH-HOLE	THROUGH-HOLE	NO LEAD	NO LEAD	FLAT
Terminal location	DUAL	DUAL	DUAL	DUAL	DUAL	UPPER	UPPER	DUAL
Is it Rohs certified?	incompatible	incompatible	incompatible	incompatible	incompatible	-	incompatible	incompatible
Maker	Atmel (Microchip)	Atmel (Microchip)	Atmel (Microchip)	Atmel (Microchip)	Atmel (Microchip)	Atmel (Microchip)	Atmel (Microchip)	-
Contacts	28	28	28	28	28	-	-	28
Other features	RETRANSMIT	RETRANSMIT	RETRANSMIT	RETRANSMIT	RETRANSMIT	-	-	-
Maximum clock frequency (fCLK)	25 MHz	25 MHz	25 MHz	25 MHz	40 MHz	-	-	-
JESD-609 code	e4	e4	e4	e4	e4	-	-	-
Memory IC Type	OTHER FIFO	OTHER FIFO	OTHER FIFO	OTHER FIFO	OTHER FIFO	-	-	-
Number of terminals	28	28	28	28	28	-	-	28
Encapsulate equivalent code	FL28,.4	DIP28,.3	FL28,.4	DIP28,.3	DIP28,.3	-	-	-
power supply	5 V	5 V	5 V	5 V	5 V	-	-	-
Filter level	MIL-PRF-38535 Class Q	MIL-PRF-38535 Class V	MIL-PRF-38535 Class V	MIL-PRF-38535 Class V	MIL-PRF-38535 Class V	-	-	-
Maximum seat height	3.3 mm	3.94 mm	3.3 mm	3.94 mm	3.94 mm	-	-	3.3 mm
Maximum slew rate	0.11 mA	0.11 mA	0.11 mA	0.11 mA	0.12 mA	-	-	-
Terminal surface	Gold (Au)	Gold (Au)	Gold (Au)	Gold (Au)	Gold (Au)	-	-	-
Terminal pitch	1.27 mm	2.54 mm	1.27 mm	2.54 mm	2.54 mm	-	-	1.27 mm
width	10.16 mm	7.62 mm	10.16 mm	7.62 mm	7.62 mm	-	-	10.16 mm
Base Number Matches	1	1	-	1	1	1	-	1

Recommended Resources

fire alarm circuit

Set-base coupled monostable circuit

Circuit diagram of miniature wireless alarm transmitter

A soft starter drives the control circuit c of three electric motors

Power supply and amplifier circuit diagram

Level display circuit diagram

[Company Introduction] Panasonic: Panasonic is a Japanese multinational company with more than 230 companies around the world and a total of more than 290,493 employees, including more than 54,000 in China. The total sales in 2001 was...; Sur Integrated technical exchanges

Embedded LINUX learning sharing——ADC: [i=s]This post was last edited by kctime on 2014-8-9 22:35[/i] This is a late sharing. I would like to apologize to all the forum friends and boss. I don't know how to use this web editor. Please allo...; kctime Embedded System

I want to ask what are the functions of .c and .h files?: I am learning stm8 microcontroller by myself, and I am not very proficient in C language. I know the ST library, which contains .c and .h files, which basically appear in pairs. Can anyone explain wha...; 刀名割鹿 stm32/stm8

SVPWM Vector Control System of Induction Motor Based on DSP: [i=s]This post was last edited by Baboerben on 2020-5-1 20:29[/i]A DSP-based induction motor vector control system. The system uses intelligent power modules IPM to form an AC-DC-AC voltage inverter. ...; 灞波儿奔 DSP and ARM Processors

【RT-Thread Reading Notes】Virtual File System: [i=s] This post was last edited by jj1989 on 2019-4-27 18:47 [/i] [size=4] [md]# 【RT-Thread Reading Notes】Virtual File System## Preface I have been paying attention to the RT-Thread embedded real-time...; jj1989 Embedded System

meaning: [color=red]@What is the function[/color]const uchar EnAAReg[2] @ 0x1046 = {0x21, //Auto-response register address 0x00 //Disable auto-response for all channels};...; ljk926 Microcontroller MCU

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components