EEWORLDEEWORLDEEWORLD

Part Number

Search
 PDF

AFS250-QNG256YI

Description
FPGA, 38400 CLBS, 1500000 GATES, PBGA256
Categorysemiconductor    Programmable logic devices   
ManufacturerMicrosemi
Websitehttps://www.microsemi.com
Download Datasheet Parametric View All

AFS250-QNG256YI Overview

FPGA, 38400 CLBS, 1500000 GATES, PBGA256

AFS250-QNG256YI Parametric

Parameter NameAttribute value
Number of functions1
Number of terminals256
Maximum operating temperature85 Cel
Minimum operating temperature-40 Cel
Maximum supply/operating voltage1.58 V
Minimum supply/operating voltage1.42 V
Rated supply voltage1.5 V
Processing package description1 MM PITCH, FBGA-256
stateTRANSFERRED
CraftsmanshipCMOS
packaging shapeSQUARE
Package SizeGRID array, low PROFILE
surface mountYes
Terminal formBALL
Terminal spacing1 mm
terminal coatingTin Lead/Tin Lead Silver
Terminal locationBOTTOM
Packaging MaterialsPlastic/Epoxy
Temperature levelINDUSTRIAL
organize38400 CLBS, 1500000 Doors
Number of configurable logic modules38400
Programmable logic typeFIELD PROGRAMMABLE GATE array
Number of equivalent gate circuits1.50E6
6701 Compilation Problem
I wrote 6701 today, and the CMD file is as follows: -c -heap 0x1000 -stack 0x1000 MEMORY { VECS: o = 00000000h l = 00000200h BOOTRAM: o = 00000200h l = 00000200h PMEM: o = 00010000h l = 0000FC00h DMEM...
coldsun1982 DSP and ARM Processors
Universal serial port VHDL source program design
Part 1: Serial port receiving program LIBRARY IEEE;USE IEEE.STD_LOGIC_1164.ALL;USE IEEE.STD_LOGIC_ARITH.ALL;USE IEEE.STD_LOGIC_UNSIGNED.ALL; --LIBRARY ALTERA;--USE ALTERA.MAXPLUS2.ALL; LIBRARY LPM;USE...
eeleader FPGA/CPLD
I will be interviewing at Baidu next week. Please give me some advice, education, corrections, help and concern.
[i=s] This post was last edited by astwyg on 2014-5-22 21:29 [/i] I was helping a classmate pass on the news and applied for an internship in Baidu's quality department. Unexpectedly, I received a cal...
astwyg Talking
Help: FPGA and DSP communication problem
FPGA uses DSP's xintf interface to communicate with DSP. I have read a lot of information, but I am still confused. How can I make the timing of FPGA consistent with DSP? I have seen people say that d...
djky183 FPGA/CPLD
Show the WEBENCH design process + low-pass filter design solution
Previously, I knew that WEBENCH design was for power supply design. Now I see that its functions are much more powerful. Now I will use this tool to design a low-pass filter circuit. The circuit diagr...
hanskying666 Analogue and Mixed Signal
Questions about AP1501
When testing, the input voltage of the component is 13.77V, and the output voltage is 4.99V. Then I added a multimeter in front of the component to measure the input current. At this time, the input v...
ena Power technology

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 596  987  2239  48  1359  12  20  46  1  28 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号