EEWORLDEEWORLDEEWORLD

Part Number

Search

ATF1504ASL-20JC84

Description
EE PLD, 10ns, PQCC44
CategoryProgrammable logic devices    Programmable logic   
File Size457KB,35 Pages
ManufacturerAtmel (Microchip)
Download Datasheet Parametric Compare View All

ATF1504ASL-20JC84 Online Shopping

Suppliers Part Number Price MOQ In stock  
ATF1504ASL-20JC84 - - View Buy Now

ATF1504ASL-20JC84 Overview

EE PLD, 10ns, PQCC44

ATF1504ASL-20JC84 Parametric

Parameter NameAttribute value
Is it Rohs certified?incompatible
MakerAtmel (Microchip)
Parts packaging codeLCC
package instructionPLASTIC, MS-018AF, LCC-84
Contacts84
Reach Compliance Codeunknow
Other featuresYES
maximum clock frequency83.3 MHz
In-system programmableYES
JESD-30 codeS-PQCC-J84
JESD-609 codee0
JTAG BSTYES
length29.3116 mm
Humidity sensitivity level2
Dedicated input times
Number of I/O lines64
Number of macro cells64
Number of terminals84
Maximum operating temperature70 °C
Minimum operating temperature
organize0 DEDICATED INPUTS, 64 I/O
Output functionMACROCELL
Package body materialPLASTIC/EPOXY
encapsulated codeQCCJ
Encapsulate equivalent codeLDCC84,1.2SQ
Package shapeSQUARE
Package formCHIP CARRIER
Peak Reflow Temperature (Celsius)225
power supply3.3/5,5 V
Programmable logic typeEE PLD
propagation delay20 ns
Certification statusNot Qualified
Maximum seat height4.57 mm
Maximum supply voltage5.25 V
Minimum supply voltage4.75 V
Nominal supply voltage5 V
surface mountYES
technologyCMOS
Temperature levelCOMMERCIAL
Terminal surfaceTin/Lead (Sn/Pb)
Terminal formJ BEND
Terminal pitch1.27 mm
Terminal locationQUAD
Maximum time at peak reflow temperature30
width29.3116 mm
Features
High-density, High-performance, Electrically-erasable Complex Programmable
Logic Device
– 64 Macrocells
– 5 Product Terms per Macrocell, Expandable up to 40 per Macrocell
– 44, 68, 84, 100 Pins
– 7.5 ns Maximum Pin-to-pin Delay
– Registered Operation up to 125 MHz
– Enhanced Routing Resources
In-System Programmability (ISP) via JTAG
Flexible Logic Macrocell
– D/T/Latch Configurable Flip-flops
– Global and Individual Register Control Signals
– Global and Individual Output Enable
– Programmable Output Slew Rate
– Programmable Output Open Collector Option
– Maximum Logic Utilization by Burying a Register with a COM Output
Advanced Power Management Features
– Automatic µA Standby for “L” Version
– Pin-controlled 1 mA Standby Mode
– Programmable Pin-keeper Circuits on Inputs and I/Os
– Reduced-power Feature per Macrocell
Available in Commercial and Industrial Temperature Ranges
Available in 44-, 68-, and 84-lead PLCC; 44- and 100-lead TQFP; and 100-lead PQFP
Advanced EE Technology
– 100% Tested
– Completely Reprogrammable
– 10,000 Program/Erase Cycles
– 20-year Data Retention
– 2000V ESD Protection
– 200 mA Latch-up Immunity
JTAG Boundary-scan Testing to IEEE Std. 1149.1-1990 and 1149.1a-1993 Supported
PCI-compliant
3.3V or 5.0V I/O Pins
Security Fuse Feature
Green (Pb/Halide-fee/RoHS Compliant) Package Options
High-
performance
Complex
Programmable
Logic Device
ATF1504AS
ATF1504ASL
Enhanced Features
Improved Connectivity (Additional Feedback Routing, Alternate Input Routing)
Output Enable Product Terms
Transparent – Latch Mode
Combinatorial Output with Registered Feedback within Any Macrocell
Three Global Clock Pins
ITD (Input Transition Detection) Circuits on Global Clocks, Inputs and I/O
Fast Registered Input from Product Term
Programmable “Pin-keeper” Option
V
CC
Power-up Reset Option
Pull-up Option on JTAG Pins TMS and TDI
Advanced Power Management Features
– Edge-controlled Power-down “L”
– Individual Macrocell Power Option
– Disable ITD on Global Clocks, Inputs and I/O
Rev. 0950O–PLD–7/05
1

ATF1504ASL-20JC84 Related Products

ATF1504ASL-20JC84 ATF1504AS-7AX44 ATF1504ASL-25AI44 ATF1504ASL-25JU44 ATF1504ASL-25QI100 ATF1504AS-10JU84 ATF1504ASL-25AI100 ATF1504ASL-25AU100
Description EE PLD, 10ns, PQCC44 EE PLD, 10ns, PQCC44 EE PLD, 10ns, PQCC44 EE PLD, 10ns, PQCC44 EE PLD, 10ns, PQCC44 EE PLD, 10 ns, PQCC84 EE PLD, 10ns, PQCC44 EE PLD, 25 ns, PQFP100
Is it Rohs certified? incompatible conform to incompatible conform to incompatible conform to incompatible conform to
Parts packaging code LCC QFP QFP LPCC QFP LCC QFP QFP
package instruction PLASTIC, MS-018AF, LCC-84 TQFP, TQFP44,.47SQ,32 TQFP, TQFP44,.47SQ,32 LCC-44 QFP, QFP100,.7X.9 LCC-84 TFQFP, TQFP100,.63SQ TFQFP, TQFP100,.63SQ
Contacts 84 44 44 44 100 84 100 100
Reach Compliance Code unknow unknow unknow unknow unknow unknow unknow unknow
Other features YES POWER -UP RESET; SECURITY FUSE YES POWER -UP RESET; SECURITY FUSE YES POWER -UP RESET; SECURITY FUSE YES POWER -UP RESET; SECURITY FUSE
maximum clock frequency 83.3 MHz 166.7 MHz 60 MHz 60 MHz 60 MHz 125 MHz 60 MHz 60 MHz
In-system programmable YES YES YES YES YES YES YES YES
JESD-30 code S-PQCC-J84 S-PQFP-G44 S-PQFP-G44 S-PQCC-J44 R-PQFP-G100 S-PQCC-J84 S-PQFP-G100 S-PQFP-G100
JTAG BST YES YES YES YES YES YES YES YES
length 29.3116 mm 10 mm 10 mm 16.5862 mm 20 mm 29.3116 mm 14 mm 14 mm
Number of I/O lines 64 32 32 32 64 64 64 64
Number of macro cells 64 64 64 64 64 64 64 64
Number of terminals 84 44 44 44 100 84 100 100
Maximum operating temperature 70 °C 70 °C 85 °C 85 °C 85 °C 85 °C 85 °C 85 °C
Minimum operating temperature - - -40 °C -40 °C -40 °C -40 °C -40 °C -40 °C
organize 0 DEDICATED INPUTS, 64 I/O 0 DEDICATED INPUTS, 32 I/O 0 DEDICATED INPUTS, 32 I/O 0 DEDICATED INPUTS, 32 I/O 0 DEDICATED INPUTS, 64 I/O 0 DEDICATED INPUTS, 64 I/O 0 DEDICATED INPUTS, 64 I/O 0 DEDICATED INPUTS, 64 I/O
Output function MACROCELL MACROCELL MACROCELL MACROCELL MACROCELL MACROCELL MACROCELL MACROCELL
Package body material PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY
encapsulated code QCCJ TQFP TQFP QCCJ QFP QCCJ TFQFP TFQFP
Encapsulate equivalent code LDCC84,1.2SQ TQFP44,.47SQ,32 TQFP44,.47SQ,32 LDCC44,.7SQ QFP100,.7X.9 LDCC44,.7SQ TQFP100,.63SQ TQFP100,.63SQ
Package shape SQUARE SQUARE SQUARE SQUARE RECTANGULAR SQUARE SQUARE SQUARE
Package form CHIP CARRIER FLATPACK, THIN PROFILE FLATPACK, THIN PROFILE CHIP CARRIER FLATPACK CHIP CARRIER FLATPACK, THIN PROFILE, FINE PITCH FLATPACK, THIN PROFILE, FINE PITCH
Programmable logic type EE PLD EE PLD EE PLD EE PLD EE PLD EE PLD EE PLD EE PLD
propagation delay 20 ns 7.5 ns 25 ns 25 ns 25 ns 10 ns 25 ns 25 ns
Certification status Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified
Maximum seat height 4.57 mm 1.2 mm 1.2 mm 4.57 mm 3.4 mm 4.57 mm 1.2 mm 1.2 mm
Maximum supply voltage 5.25 V 5.25 V 5.5 V 5.5 V 5.5 V 5.5 V 5.5 V 5.5 V
Minimum supply voltage 4.75 V 4.75 V 4.5 V 4.5 V 4.5 V 4.5 V 4.5 V 4.5 V
Nominal supply voltage 5 V 5 V 5 V 5 V 5 V 5 V 5 V 5 V
surface mount YES YES YES YES YES YES YES YES
technology CMOS CMOS CMOS CMOS CMOS CMOS CMOS CMOS
Temperature level COMMERCIAL COMMERCIAL INDUSTRIAL INDUSTRIAL INDUSTRIAL INDUSTRIAL INDUSTRIAL INDUSTRIAL
Terminal form J BEND GULL WING GULL WING J BEND GULL WING J BEND GULL WING GULL WING
Terminal pitch 1.27 mm 0.8 mm 0.8 mm 1.27 mm 0.65 mm 1.27 mm 0.5 mm 0.5 mm
Terminal location QUAD QUAD QUAD QUAD QUAD QUAD QUAD QUAD
width 29.3116 mm 10 mm 10 mm 16.5862 mm 14 mm 29.3116 mm 14 mm 14 mm
JESD-609 code e0 e3 e0 - e0 - e0 e3
Humidity sensitivity level 2 3 - - 3 - 3 3
Peak Reflow Temperature (Celsius) 225 260 240 - 225 - 240 260
power supply 3.3/5,5 V 3.3/5,5 V 3.3/5,5 V - 3.3/5,5 V - 3.3/5,5 V 3.3/5,5 V
Terminal surface Tin/Lead (Sn/Pb) Matte Tin (Sn) Tin/Lead (Sn/Pb) - Tin/Lead (Sn/Pb) - Tin/Lead (Sn/Pb) Matte Tin (Sn)
Maximum time at peak reflow temperature 30 40 30 - 30 - 30 40
ECCN code - EAR99 EAR99 EAR99 - EAR99 - EAR99
Is there such an emulator that allows programs written on the WINCE platform to directly access the disk directory on the PC?
As the title says. I wrote a program on WINCE5 platform. Can I use an emulator to run it on PC and access the directory of PC directly, such as C drive, D drive, etc. instead of the directory of smart...
sungt Embedded System
Source code of LCD2004 driven by ATmega16
* =========================================================== 20x4 character LCD main program, compilation software (ICCAVR_6.31) CPU internal crystal oscillator 8M data lines B0~B7 are connected to P...
rain Microchip MCU
FPGA decoding WAV file, parallel output, no I2S signal, looking for experienced guidance~
FPGA decoding WAV file, parallel output, no I2S signal, looking for experienced guidance~...
六月飞雪Lee FPGA/CPLD
[Help] The watchdog period is too short?
My current program uses a 4M crystal oscillator. No frequency division (program requirement).So, the longest watchdog refresh cycle of WDT_ARST_1000 is: 32768/4000000=8.192ms.According to the conventi...
yangruizi Microcontroller MCU
About the watchdog reset problem during simulation
I just got an emulator, JLINKis used to emulate the stm32f101c8 chip. I found some problems. When I was tracing, I found that there was no problem running at full speed. As long as I set a breakpoint,...
easybyte stm32/stm8
The last aristocratic territory, the servo market
The scientific name or predecessor of the servo system should be "servo system". As the name suggests, it refers to a system whose output changes rapidly with the input. Just as the Manhattan Project ...
逍遥 Industrial Control Electronics

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1262  2260  1207  2298  2054  26  46  25  47  42 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号