EEWORLDEEWORLDEEWORLD

Part Number

Search

SK10EL15WD

Description
1:4 Clock Distribution
Categorylogic    logic   
File Size92KB,4 Pages
ManufacturerSEMTECH
Websitehttp://www.semtech.com
Download Datasheet Parametric Compare View All

SK10EL15WD Overview

1:4 Clock Distribution

SK10EL15WD Parametric

Parameter NameAttribute value
Is it Rohs certified?incompatible
MakerSEMTECH
Parts packaging codeSOIC
package instructionSOP, SOP16,.25
Contacts16
Reach Compliance Codeunknow
Other featuresVEE =-5.5V TO-3.0V, VCC = 0V
series10EL
Input adjustmentDIFFERENTIAL MUX
JESD-30 codeR-PDSO-G16
length9.9 mm
Logic integrated circuit typeLOW SKEW CLOCK DRIVER
Number of functions1
Number of inverted outputs
Number of terminals16
Actual output times4
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Package body materialPLASTIC/EPOXY
encapsulated codeSOP
Encapsulate equivalent codeSOP16,.25
Package shapeRECTANGULAR
Package formSMALL OUTLINE
Peak Reflow Temperature (Celsius)NOT SPECIFIED
power supply3.3/5 V
Prop。Delay @ Nom-Su0.745 ns
propagation delay (tpd)0.705 ns
Certification statusNot Qualified
Same Edge Skew-Max(tskwd)0.05 ns
Maximum seat height1.75 mm
Maximum supply voltage (Vsup)5.5 V
Minimum supply voltage (Vsup)3 V
surface mountYES
technologyECL
Temperature levelINDUSTRIAL
Terminal formGULL WING
Terminal pitch1.27 mm
Terminal locationDUAL
Maximum time at peak reflow temperatureNOT SPECIFIED
width3.9 mm
HIGH-PER.ORMANCE PRODUCTS
Description
The SK10/100EL15W is a low skew 1:4 clock distribution
chips designed explicitly for low skew clock distribution
applications. This device is fully compatible with
MC10EL15 & MC100EL15. The device can be driven by
either a differential or single-ended ECL or, if positive power
supplies are used, PECL input signal. If a single-ended
input is to be used, the VBB output should be connected
to the CLK* input and bypassed to VCC via a 0.01 µF
capacitor. The EL15W provides a VBB output for either
single-ended use or as a DC bias for AC coupling to the
device. The VBB pin should be used only as a bias for
EL15W as its current sink/source capability is limited.
Whenever used, the VBB pin should be bypassed to VCC
via a 0.01 µF capacitor.
The EL15W features a multiplexed clock input to allow for
the distribution of a lower speed scan or test clock along
with the high speed system clock. When LOW (or left
open and pulled LOW by the input pull-down resistor) the
SEL pin will select the differential clock input.
The common enable (EN*) is synchronous so that the
outputs will only be enabled/disabled when they are already
in the LOW state. This avoids any chance of generating a
runt clock pulse when the device is enabled/disabled as
can happen with an asynchronous control. The internal
flip-flop is clocked on the falling edge of the input clock,
therefore, all associated specification limits are referenced
to the negative edge of the clock input.
SK10/100EL15W
1:4 Clock
Distribution
.eatures
Extended Supply Voltage Range: (VEE = –5.5V to
–3.0V, VCC = 0V) or (VCC = + 3.0V to +5.5V,
VEE=0V)
50 ps Output-to-Output Skew
Synchronous Enable/Disable
Multiplexed Clock Input
75KΩ Internal Input Pull-Down Resistors
Fully Compatible with MC10EL15 and
MC100EL15
Specified Over Industrial Temperature Range:
–40
o
C to +85
o
C
ESD Protection of >4000V
Available in 16-Pin SOIC Package
PIN Description
Pin Name
CLK
SCLK
EN*
SEL
V
BB
Q0–Q3, Q0*-Q3*
.unction
Differential Clock Inputs
Synchronous Clock Input
Synchronous Enable
Clock Select Input
Reference Output Voltage
Differential Clock Outputs
.unctional Block Diagram
Q0
1
16
VCC
EN*
CLK
L
H
X
X
X
SCLK
X
X
L
H
X
SEL
L
L
H
H
X
EN*
L
L
L
L
H
Q
L
H
L
H
L*
Q0*
2
Q
D
15
Q1
3
1
14
SCLK
Q1*
4
0
13
CLK
Q2
5
12
CLK*
Q2*
6
11
VBB
Q3
7
10
SEL
*On next negative transition of CLK or SCLK.
Truth Table
1
www.semtech.com
Q3*
8
9
VEE
Revision 1/February 12, 2001

SK10EL15WD Related Products

SK10EL15WD SK10EL15WU SK10EL15WDT SK10EL15W SK100EL15WDT SK100EL15WU SK100EL15WD SK100EL15W
Description 1:4 Clock Distribution 1:4 Clock Distribution 1:4 Clock Distribution 1:4 Clock Distribution 1:4 Clock Distribution 1:4 Clock Distribution 1:4 Clock Distribution 1:4 Clock Distribution
Parts packaging code SOIC DIE SOIC - SOIC DIE SOIC -
package instruction SOP, SOP16,.25 DIE, SOP, SOP16,.25 - SOP, SOP16,.25 DIE, SOP, SOP16,.25 -
Reach Compliance Code unknow unknow unknow - unknow unknow unknow -
Other features VEE =-5.5V TO-3.0V, VCC = 0V VEE =-5.5V TO-3.0V, VCC = 0V VEE =-5.5V TO-3.0V, VCC = 0V - VEE =-5.5V TO-3.0V, VCC = 0V VEE =-5.5V TO-3.0V, VCC = 0V VEE =-5.5V TO-3.0V, VCC = 0V -
series 10EL 10EL 10EL - 100EL 100EL 100EL -
Input adjustment DIFFERENTIAL MUX DIFFERENTIAL MUX DIFFERENTIAL MUX - DIFFERENTIAL MUX DIFFERENTIAL MUX DIFFERENTIAL MUX -
JESD-30 code R-PDSO-G16 X-XUUC-N R-PDSO-G16 - R-PDSO-G16 X-XUUC-N R-PDSO-G16 -
Logic integrated circuit type LOW SKEW CLOCK DRIVER LOW SKEW CLOCK DRIVER LOW SKEW CLOCK DRIVER - LOW SKEW CLOCK DRIVER LOW SKEW CLOCK DRIVER LOW SKEW CLOCK DRIVER -
Number of functions 1 1 1 - 1 1 1 -
Actual output times 4 4 4 - 4 4 4 -
Package body material PLASTIC/EPOXY UNSPECIFIED PLASTIC/EPOXY - PLASTIC/EPOXY UNSPECIFIED PLASTIC/EPOXY -
encapsulated code SOP DIE SOP - SOP DIE SOP -
Package shape RECTANGULAR UNSPECIFIED RECTANGULAR - RECTANGULAR UNSPECIFIED RECTANGULAR -
Package form SMALL OUTLINE UNCASED CHIP SMALL OUTLINE - SMALL OUTLINE UNCASED CHIP SMALL OUTLINE -
propagation delay (tpd) 0.705 ns 0.705 ns 0.705 ns - 0.705 ns 0.705 ns 0.705 ns -
Certification status Not Qualified Not Qualified Not Qualified - Not Qualified Not Qualified Not Qualified -
Same Edge Skew-Max(tskwd) 0.05 ns 0.05 ns 0.05 ns - 0.05 ns 0.05 ns 0.05 ns -
Maximum supply voltage (Vsup) 5.5 V 5.5 V 5.5 V - 5.5 V 5.5 V 5.5 V -
Minimum supply voltage (Vsup) 3 V 3 V 3 V - 3 V 3 V 3 V -
surface mount YES YES YES - YES YES YES -
technology ECL ECL ECL - ECL ECL ECL -
Terminal form GULL WING NO LEAD GULL WING - GULL WING NO LEAD GULL WING -
Terminal location DUAL UPPER DUAL - DUAL UPPER DUAL -
My snacks arrived so quickly haha
I changed some snacks yesterday, and they arrived today. I just got them. Haha, it's also close to EEWorld, haha. I'd better take it back and unpack it. Haha. I'll post the picture in the evening [[i]...
小小小小菜鸟 Talking
kw4 runs a disappointed zephyr
[i=s]This post was last edited by freebsder on 2017-4-3 00:18[/i] [size=3] The biggest problem with kw4 seems to be that the tools and environment support are not timely enough. Of course, this seems ...
freebsder NXP MCU
Commonly used algorithms for drones - Kalman filter (VI)
2.4 Kalman filter initialization Initialization is also very important. Large initialization deviation may lead to vibration or even failure of convergence (?). [/color][/size][/font][/align][align=le...
sigma Electronics Design Contest
Serial port experiment
Serial port experiment...
zxopenljx FPGA/CPLD
EEWORLD University ---- stcunio digital power starter kit explanation
stcunio Digital Power Starter Kit Explanation : https://training.eeworld.com.cn/course/4028...
老白菜 Power technology

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 969  2507  1167  104  1658  20  51  24  3  34 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号