or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.
www.latticesemi.com
1
DS1020_23.1
Lattice Semiconductor
Table 2. ispMACH 4000Z Family Selection Guide
ispMACH 4032ZC
Macrocells
I/O + Dedicated Inputs
t
PD
(ns)
t
S
(ns)
t
CO
(ns)
f
MAX
(MHz)
Supply Voltage (V)
Max. Standby Icc (µA)
Pins/Package
32
32+4/32+4
3.5
2.2
3.0
267
1.8
20
48 TQFP
56 csBGA
ispMACH 4000V/B/C/Z Family Data Sheet
ispMACH 4064ZC
64
32+4/32+12/
64+10/64+10
3.7
2.5
3.2
250
1.8
25
48 TQFP
56 csBGA
100 TQFP
132 csBGA
ispMACH 4128ZC
128
64+10/96+4
4.2
2.7
3.5
220
1.8
35
ispMACH 4256ZC
256
64+10/96+6/
128+4
4.5
2.9
3.8
200
1.8
55
100 TQFP
132csBGA
100 TQFP
132 csBGA
176 TQFP
ispMACH 4000 Introduction
The high performance ispMACH 4000 family from Lattice offers a SuperFAST CPLD solution. The family is a blend
of Lattice’s two most popular architectures: the ispLSI
®
2000 and ispMACH 4A. Retaining the best of both families,
the ispMACH 4000 architecture focuses on significant innovations to combine the highest performance with low
power in a flexible CPLD family.
The ispMACH 4000 combines high speed and low power with the flexibility needed for ease of design. With its
robust Global Routing Pool and Output Routing Pool, this family delivers excellent First-Time-Fit, timing predictabil-
ity, routing, pin-out retention and density migration.
The ispMACH 4000 family offers densities ranging from 32 to 512 macrocells. There are multiple density-I/O com-
binations in Thin Quad Flat Pack (TQFP), Chip Scale BGA (csBGA) and Fine Pitch Thin BGA (ftBGA) packages
ranging from 44 to 256 pins/balls. Table 1 shows the macrocell, package and I/O options, along with other key
parameters.
The ispMACH 4000 family has enhanced system integration capabilities. It supports 3.3V (4000V), 2.5V (4000B)
and 1.8V (4000C/Z) supply voltages and 3.3V, 2.5V and 1.8V interface voltages. Additionally, inputs can be safely
driven up to 5.5V when an I/O bank is configured for 3.3V operation, making this family 5V tolerant. The ispMACH
4000 also offers enhanced I/O features such as slew rate control, PCI compatibility, bus-keeper latches, pull-up
resistors, pull-down resistors, open drain outputs and hot socketing. The ispMACH 4000 family members are 3.3V/
2.5V/1.8V in-system programmable through the IEEE Standard 1532 interface. IEEE Standard 1149.1 boundary
scan testing capability also allows product testing on automated test equipment. The 1532 interface signals TCK,
TMS, TDI and TDO are referenced to V
CC
(logic core).
Overview
The ispMACH 4000 devices consist of multiple 36-input, 16-macrocell Generic Logic Blocks (GLBs) interconnected
by a Global Routing Pool (GRP). Output Routing Pools (ORPs) connect the GLBs to the I/O Blocks (IOBs), which
contain multiple I/O cells. This architecture is shown in Figure 1.
2
Lattice Semiconductor
Figure 1. Functional Block Diagram
CLK0/I
CLK1/I
CLK2/I
CLK3/I
V
CCO0
GND
ispMACH 4000V/B/C/Z Family Data Sheet
I/O
Block
ORP
I/O Bank 0
16
Global Routing Pool
Generic
Logic
Block
16
36
16
36
Generic
16
Logic
Block
I/O
Block
ORP
I/O Bank 1
I/O
Block
ORP
16
Generic
Logic
Block
16
36
16
36
Generic
16
Logic
Block
I/O
Block
ORP
The I/Os in the ispMACH 4000 are split into two banks. Each bank has a separate I/O power supply. Inputs can
support a variety of standards independent of the chip or bank power supply. Outputs support the standards com-
patible with the power supply provided to the bank. Support for a variety of standards helps designers implement
designs in mixed voltage environments. In addition, 5V tolerant inputs are specified within an I/O bank that is con-
nected to V
CCO
of 3.0V to 3.6V for LVCMOS 3.3, LVTTL and PCI interfaces.
ispMACH 4000 Architecture
There are a total of two GLBs in the ispMACH 4032, increasing to 32 GLBs in the ispMACH 4512. Each GLB has
36 inputs. All GLB inputs come from the GRP and all outputs from the GLB are brought back into the GRP to be
connected to the inputs of any other GLB on the device. Even if feedback signals return to the same GLB, they still
must go through the GRP. This mechanism ensures that GLBs communicate with each other with consistent and
predictable delays. The outputs from the GLB are also sent to the ORP. The ORP then sends them to the associ-
ated I/O cells in the I/O block.
Generic Logic Block
The ispMACH 4000 GLB consists of a programmable AND array, logic allocator, 16 macrocells and a GLB clock
generator. Macrocells are decoupled from the product terms through the logic allocator and the I/O pins are decou-
pled from macrocells through the ORP. Figure 2 illustrates the GLB.
3
V
CCO1
GND
GOE0
GOE1
V
CC
GND
TCK
TMS
TDI
TDO
Lattice Semiconductor
Figure 2. Generic Logic Block
CLK0
CLK1
CLK2
CLK3
ispMACH 4000V/B/C/Z Family Data Sheet
To GRP
Clock
Generator
1+OE
16 MC Feedback Signals
1+OE
1+OE
1+OE
1+OE
1+OE
1+OE
1+OE
To ORP
To
Product Term
Output Enable
Sharing
Logic Allocator
36 Inputs
from GRP
AND Array
The programmable AND Array consists of 36 inputs and 83 output product terms. The 36 inputs from the GRP are
used to form 72 lines in the AND Array (true and complement of the inputs). Each line in the array can be con-
nected to any of the 83 output product terms via a wired-AND. Each of the 80 logic product terms feed the logic
allocator with the remaining three control product terms feeding the Shared PT Clock, Shared PT Initialization and
Shared PT OE. The Shared PT Clock and Shared PT Initialization signals can optionally be inverted before being
fed to the macrocells.
Every set of five product terms from the 80 logic product terms forms a product term cluster starting with PT0.
There is one product term cluster for every macrocell in the GLB. Figure 3 is a graphical representation of the AND
Array.
AND Array
36 Inputs,
83 Product Terms
4
16 Macrocells
Lattice Semiconductor
Figure 3. AND Array
In[0]
In[34]
In[35]
ispMACH 4000V/B/C/Z Family Data Sheet
PT0
PT1
PT2
PT3
PT4
Cluster 0
PT75
PT76
PT77
Cluster 15
PT78
PT79
PT80 Shared PT Clock
PT81 Shared PT Initialization
PT82 Shared PTOE
Note:
Indicates programmable fuse.
Enhanced Logic Allocator
Within the logic allocator, product terms are allocated to macrocells in product term clusters. Each product term
cluster is associated with a macrocell. The cluster size for the ispMACH 4000 family is 4+1 (total 5) product terms.
The software automatically considers the availability and distribution of product term clusters as it fits the functions
within a GLB. The logic allocator is designed to provide three speed paths: 5-PT fast bypass path, 20-PT Speed
Locking path and an up to 80-PT path. The availability of these three paths lets designers trade timing variability for
increased performance.
The enhanced Logic Allocator of the ispMACH 4000 family consists of the following blocks:
• Product Term Allocator
• Cluster Allocator
• Wide Steering Logic
Figure 4 shows a macrocell slice of the Logic Allocator. There are 16 such slices in the GLB.
1. How many threads did you publish on EEWORLD in 2013?[/size][/font][/font][/font][/color][/align][color=#000][font=Helvetica, Arial, sans-serif]In total, I published 41 threads and more than 280 rep...
uchar Read_DS1302Byte(void) { uchar i; T_RST = 1; for(i=8; i>0; i--) { ACC = ACC >>1; T_IO=1; ACC7 = T_IO; T_CLK = 1; T_CLK = 0; } return(ACC); } This is to read a byte. It can run according to this p...
My company has a machine with an RS-232 interface. Now I want to connect it to a computer interface via RS-232 and read the information in the machine on the computer. The protocol diagram is as follo...
In EVC, I want to add an image to the menu. Set the property to bitmap, use CommandBar_AddBitmap(mbi.hwndMB, AfxGetApp()->m_hInstance, 1, IDB_BITMAP1, 64, 16); I want to add a 64*16 bitmap to a menu. ...
This paper discusses the method of designing the low noise amplifier (LNA) at the receiving end of the radio frequency . The design uses the HP gallium arsenide field effect transistor (HPATF221186). ...
1. Equipment Overview
Shell-and-tube heat exchangers are a common heat exchange device used in chemical evaporation and heating equipment. Currently, the tubesheets of shell-and-tube heat exch...[Details]
A vacuum eutectic furnace is a critical piece of equipment used in the manufacturing and processing of various materials, particularly in the fields of microelectronics and nanotechnology. One of t...[Details]
We are entering a new era where people are increasingly affordably equipped with more electronic gadgets. Electronics have become essential to our lives. For example, the average consumer now owns ...[Details]
According to foreign media reports, Nissan Motor has recently reached a cooperation with US battery technology company LiCAP Technologies to jointly promote the research and development of next-gen...[Details]
Since its invention in the mid-1940s, the microwave oven has evolved from a humble beginning to commercial use, entering homes in the 1960s and rapidly gaining popularity. Its basic functionality a...[Details]
Permanent magnets are essential components in a wide range of household and industrial devices. They are particularly crucial in the renewable energy sector, including electric vehicle motors. Curr...[Details]
1. Fault phenomenon and cause analysis
1. During the operation of the equipment, the expansion sleeve is subjected to a large torque, and the mating surfaces of the shaft and the sleeve move...[Details]
On August 22, the Wall Street Journal reported on the 21st local time that the new US government does not plan to acquire equity in semiconductor wafer foundry giant TSMC and Micron, one of the thr...[Details]
In the field of communications power supplies, AC/DC rectifier power supplies are called primary power supplies or basic power supplies, while DC/DC converters are called secondary power supplies. ...[Details]
A pure sine wave inverter has a good output waveform with very low distortion, and its output waveform is essentially the same as the AC waveform of the mains power grid. In fact, the AC power prov...[Details]
MQTT Ethernet I/O modules primarily collect I/O port information and transmit data over the network. In addition to being a TCP server, Ethernet I/O modules can also function as TCP clients. Furthe...[Details]
Common methods for troubleshooting roller press bearing wear include repair welding, thermal spraying, brush plating, and scrapping and replacement. However, these methods are often subject to asse...[Details]
The driving mode is not unfamiliar to vehicles. According to the driving mode of the vehicle, there are front-wheel drive, rear-wheel drive and even four-wheel drive. Four-wheel drive is a major se...[Details]
With growing environmental awareness, the continuous improvement of three-electric technology and the increasing deployment of infrastructure such as charging stations, the electrification of new e...[Details]
01. Introduction
As in-vehicle networks migrate from the CAN
bus
to
Ethernet
, traditional millisecond-level synchronization accuracy can no longer meet the requirements of mul...[Details]
FPGA/CPLD
京公网安备 11010802033920号
EEWORLD
