EEWORLDEEWORLDEEWORLD

Part Number

Search

MDF7-6P-2.54DSA(01)

Description
board to board & mezzanine connectors 6P sng row pin hdr strt T/H btm ent con
CategoryThe connector    The connector   
File Size235KB,8 Pages
ManufacturerHirose
Websitehttp://www.hirose-connectors.com/
Environmental Compliance
Download Datasheet Parametric View All

MDF7-6P-2.54DSA(01) Overview

board to board & mezzanine connectors 6P sng row pin hdr strt T/H btm ent con

MDF7-6P-2.54DSA(01) Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerHirose
Reach Compliance Codeunknow
ECCN codeEAR99
body width0.1 inch
body length0.6 inch
Connector typeBOARD CONNECTOR
Contact to complete cooperationGOLD
Contact completed and terminatedGold (Au)
Contact point genderMALE
Contact materialBRASS
contact modeRECTANGULAR
Contact resistance30 mΩ
Contact styleSQ PIN-SKT
DIN complianceNO
Dielectric withstand voltage650VAC V
Durability50 Cycles
Filter functionNO
IEC complianceNO
Insulation resistance1000000000 Ω
Insulator colorBLACK
insulator materialPOLYBUTYLENE TEREPHTHALATE
JESD-609 codee4
MIL complianceNO
Plug contact pitch0.1 inch
Mixed contactsNO
Installation option 1LOCKING
Installation methodSTRAIGHT
Installation typeBOARD
Number of connectorsONE
Number of rows loaded1
Maximum operating temperature85 °C
Minimum operating temperature-35 °C
OptionsGENERAL PURPOSE
Rated current (signal)3 A
GuidelineUL
reliabilityCOMMERCIAL
Terminal length0.118 inch
Terminal pitch2.54 mm
Termination typeSOLDER
Total number of contacts6
UL Flammability Code94V-0
The product information in this catalog is for reference only. Please request the Engineering Drawing for the most current and accurate design information.
All non-RoHS products have been discontinued, or will be discontinued soon. Please check the products status on the Hirose website RoHS search at www.hirose-connectors.com, or contact your Hirose sales representative.
2.54mm Pitch Bottom Entry Type Connector
MDF7 Series
sFeatures
1. Board to Board Size Freely Settable
The board to board size can be set at infinite stages, according to the
header pin through type structure and the diverse header variation.
The board to board size can be set at infinite stages.
Board to Board size Freely settable
2. Integrity of Parts Mounted Surface
The parts mounted surface on two boards aren't face each other, and can
be oriented in the same direction.
3. Wide Variation
Single-row product, double-row product, tin plated and gold plated
products are lined up. In addition, the header to correspond to the board
to board size are prepared. Concerning board to board size, other
products can be provided, in addition to products in this catalog. Please
contact HRS company as required.
sApplications
Internal connection of telephone sets and OA/FA equipment, connection
between IPM, IGBT and the board.
A71
Using I2C with Beaglebone Black
[align=left]Post source: [url=http://blog.csdn.net/wyt2013/article/details/16874823]http://blog.csdn.net/wyt2013/article/details/16874823[/url][/align][align=left]In this article, I will use BBB's I2C...
刘东丽 DSP and ARM Processors
[NUCLEO-L452RE evaluation] Using Victory 4-digit and a half meter to measure the low power consumption current of STM32L452
[i=s] This post was last edited by zhjb1 on 2017-6-17 15:40 [/i] After some research on the application project, the best multimeter on hand is the Victory 4.5-digit 86E meter with automatic recording...
zhjb1 stm32/stm8
Verilog HDL simulation reports this error, what is the reason
Use modelsim to simulate a simple Verilog program: module 2_n and (in1,in2,out); input in1,in2;output out; assign out=~(in1&in2); endmodule When compiling, an error message appears: near "module": syn...
eeleader-mcu FPGA/CPLD
Ask a question about UCOS interrupt task
Suppose a task is interrupted during execution, and then after saving the scene and entering the interruption, a higher priority task is found. At this time, the higher priority task is executed. When...
jlinkv8 Real-time operating system RTOS
Using Verilog to implement an SDRAM controller based on FPGA
Use Verilog to implement an FPGA-based SDRAM controller....
fanfanme FPGA/CPLD

Technical ResourceMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1131  1965  2599  601  2071  23  40  53  13  42 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号