EEWORLDEEWORLDEEWORLD

Part Number

Search

LA4128V-75TN44E

Description
3.3V/1.8V In-system programmable superfast high density plds
File Size183KB,42 Pages
ManufacturerAll Sensors
Download Datasheet View All

LA4128V-75TN44E Overview

3.3V/1.8V In-system programmable superfast high density plds

LA-ispMACH 4000V/Z
Automotive Family
3.3V/1.8V In-System Programmable
SuperFAST
TM
High Density PLDs
July 2008
Data Sheet DS1017
Features
High Performance
• f
MAX
= 168MHz maximum operating frequency
• t
PD
= 7.5ns propagation delay
• Up to four global clock pins with programmable
clock polarity control
• Up to 80 PTs per output
Ease of Design
• Enhanced macrocells with individual clock,
reset, preset and clock enable controls
• Up to four global OE controls
• Individual local OE control per I/O pin
• Excellent First-Time-Fit
TM
and refit
• Fast path, SpeedLocking
TM
Path, and wide-PT
path
• Wide input gating (36 input logic blocks) for fast
counters, state machines and address decoders
• 5V tolerant I/O for LVCMOS 3.3, LVTTL, and PCI
interfaces
• Hot-socketing
• Open-drain capability
• Input pull-up, pull-down or bus-keeper
• Programmable output slew rate
• 3.3V PCI compatible
• IEEE 1149.1 boundary scan testable
• 3.3V/2.5V/1.8V In-System Programmable
(ISP™) using IEEE 1532 compliant interface
• I/O pins with fast setup path
• Lead-free (RoHS) package
Introduction
The high performance LA-ispMACH 4000V/Z automo-
tive family from Lattice offers a SuperFAST CPLD solu-
tion that is tested and qualified to the AEC-Q100
standard. The family is a blend of Lattice’s two most
popular architectures: the ispLSI
®
2000 and ispMACH
4A. Retaining the best of both families, the LA-ispMACH
4000V/Z architecture focuses on significant innovations
to combine the highest performance with low power in a
flexible CPLD family.
The LA-ispMACH 4000V/Z automotive family combines
high speed and low power with the flexibility needed for
ease of design. With its robust Global Routing Pool and
Output Routing Pool, this family delivers excellent First-
Time-Fit, timing predictability, routing, pin-out retention
and density migration.
Zero Power (LA-ispMACH 4000Z)
• Typical static current 10µA (4032Z)
• 1.8V core low dynamic power
• LA-ispMACH 4000Z operational down to 1.6V
AEC-Q100 Tested and Qualified
• Automotive: -40 to 125°C ambient (T
A
)
Easy System Integration
• Superior solution for power sensitive consumer
applications
• Operation with 3.3V, 2.5V or 1.8V LVCMOS I/O
• Operation with 3.3V (4000V) or 1.8V (4000Z)
supplies
Table 1. LA-ispMACH 4000V Automotive Family Selection Guide
LA-ispMACH 4032V
Macrocells
I/O + Dedicated Inputs
t
PD
(ns)
t
S
(ns)
t
CO
(ns)
f
MAX
(MHz)
Supply Voltage (V)
Pins/Package
32
30+2/32+4
7.5
4.5
4.5
168
3.3V
44-pin Lead-Free TQFP
48-pin Lead-Free TQFP
LA-ispMACH 4064V
64
30+2/32+4/64+10
7.5
4.5
4.5
168
3.3V
44-pin Lead-Free TQFP
48-pin Lead-Free TQFP
100-pin Lead-Free TQFP
LA-ispMACH 4128V
128
64+10/92+4/96+4
7.5
4.5
4.5
168
3.3V
100-pin Lead-Free TQFP
128-pin Lead-Free TQFP
144-pin Lead-Free TQFP
© 2008 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand
or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.
www.latticesemi.com
1
DS1017_02.3
There is no problem adding a variable at will. Please help analyze the reason.
The NRF2401 program I found online cannot be transmitted, but I set a variable anywhere at random and then ++ it, and it can be transmitted. What is the conflict in this case?...
zmsxhy stm32/stm8
When compiling tcpmp.src.0.72RC1 for arm, mcomp_wmmx.asm(371): error A0051, request armasm.exe
Compiling on evc4 resulted in 96 mcomp_wmmx.asm(371): error A0051. I downloaded armasm.exe from the arm website (http://www.arm.com/support/downloads/info/14778.html) and copied it to Microsoft eMbedd...
sddxmeng ARM Technology
About the memory allocation problem of uc/OSII
UC/OSII's memory is allocated by dividing memory blocks in memory partitions. There is a linked list structure between memory blocks. So when applying for memory, can we only apply for one memory bloc...
ljsvws Embedded System
"Design and Application Examples of Single Chip Microcomputer Fuzzy Control System"
The knowledge in "Design and Application Examples of Single-Chip Microcomputer Fuzzy Control Systems" will never expire... Come on, let's make progress together!...
cuizhihao MCU
Computer failure
Hello everyone! Please give me some advice! After I reinstalled the system on my computer, I don't know why there is no sound after the installation. The USB keyboard and mouse I bought don't work whe...
msucl Embedded System
/The RTC time displayed by gui overlaps, and the next time ARM displays the result, it will overwrite the last displayed result.
Everything is normal, the compilation in ADS can pass, and the surface can be simulated in AXD. The program is a cut from a tested normal program. Problem: For example, when second shows 20 at point (...
87136226 ARM Technology

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 794  1206  831  459  1331  16  25  17  10  27 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号