EEWORLDEEWORLDEEWORLD

Part Number

Search

PLL500-47B

Description
Low Power CMOS Output VCXO Family (27MHz to 200MHz)
File Size202KB,5 Pages
ManufacturerPLL (PhaseLink Corporation)
Download Datasheet View All

PLL500-47B Overview

Low Power CMOS Output VCXO Family (27MHz to 200MHz)

PLL500-27B/-37B/-47B
Low Power CMOS Output VCXO Family (27MHz to 200MHz)
FEATURES
VCXO output for the 27MHz to 200MHz range
-
PLL500-27: 27MHz to 65MHz
-
PLL500-37: 65MHz to 130MHz
-
PLL500-47: 100MHz to 200MHz
Low phase noise (-130 dBc @ 10kHz offset).
CMOS output with OE tri-state control.
Selectable output drive (Standard or High drive).
-
Standard: 12mA drive capability at TTL level.
-
High: 36mA drive capability at TTL level.
Fundamental crystal input.
Integrated high linearity variable capacitors.
+/- 150 ppm pull range, max 5% linearity.
Low jitter (RMS): 2.5ps period jitter.
2.5-3.3V operation.
Available in 8-Pin SOIC or DIE.
PIN CONFIGURATION
XIN
OE^
VIN
GND
1
8
XOUT
DS^
VDD*
CLK
P500-x7B
2
3
4
7
6
5
^: Denotes internal Pull-up
DIE PAD LAYOUT
8
1
2
Die ID:
PLL500-27B:
C500A0505-05P
PLL500-37BDC:
C500A0505-05Q
PLL500-47BDC:
C500A0505-05R
7
6
DESCRIPTION
The PLL500-27/-37/-47 are a low cost, high perform-
ance, low phase noise, and high linearity VCXO fam-
ily for the 27 to 200MHz range, providing less than -
130dBc at 10kHz offset. The very low jitter (2.5 ps
RMS period jitter) makes these chips ideal for appli-
cations requiring voltage controlled frequency
sources. The IC’s are designed to accept fundamen-
tal resonant mode crystals.
3
4
5
FREQUENCY RANGE
PART #
PLL500-27B
PLL500-37B
PLL500-47B
MULTIPLIER
No PLL
No PLL
No PLL
FREQUENCY
27 – 65 MHz
65 – 130 MHz
100 – 200 MHz
BLOCK DIAGRAM
47745 Fremont Blvd., Fremont, California 94538 TEL (510) 492-0990 FAX (510) 492-0991
Rev 09/13/04 Page 1
Is there any book on Windows CE kernel analysis?
As the title says... Can anyone recommend one? English version is also OK...
huangl53 Embedded System
Summary of the differences between SPMSM and IPMSM
[i=s]This post was last edited by hotsauce1861 on 2019-11-30 08:01[/i] ## Permanent magnet synchronous motor classification According to the position of the permanent magnet on the rotor, it can be di...
hotsauce1861 Motor Drive Control(Motor Control)
Getting Started with System Verilog
Dear seniors, I want to learn System Verilog now. I only have one book on SV verification, which is written by Chris Spear. Now I want to learn from the beginning and learn the syntax of System Verilo...
leizikobe FPGA/CPLD
Newbie help
I would like to ask experts for help. I am a rookie. I just started playing with GPS recently. I cracked it like a netizen, but it takes time to get it right. I set a boot password for wince4.2. After...
pxjinxing Embedded System
Last 3 days to register: GigaDevice GD32F350 Innovation Design Competition, 100 kits + oscilloscope and other big prizes are waiting for you
[align=left][size=5][backcolor=white]{:1_97:}There are still 3 days left for the registration of the competition (registration ends on August 26, this Sunday). [/backcolor][/size][/align][align=left][...
EEWORLD社区 GD32 MCU
Zigbee Gateway
[b][color=#5E7384]This content is originally created by EEWORLD forum user [size=3]Pirates of the Caribbean[/size]. If you need to reprint or use it for commercial purposes, you must obtain the author...
加勒比海盗 NXP MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2652  1417  1844  1574  1655  54  29  38  32  34 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号