EEWORLDEEWORLDEEWORLD

Part Number

Search

A1140LUATI-T4

Description
sensitive two-wire chopper-stabilized unipolar hall effect switches
File Size344KB,13 Pages
ManufacturerAll Sensors
Download Datasheet Compare View All

A1140LUATI-T4 Overview

sensitive two-wire chopper-stabilized unipolar hall effect switches

A1140, A1141, A1142, and A1143
Sensitive Two-Wire Chopper-Stabilized
Unipolar Hall Effect Switches
Features and Benefits
Chopper stabilization
Low switchpoint drift over operating
temperature range
Low sensitivity to stress
Factory programmed at end-of-line for optimized
switchpoints
On-chip protection
Supply transient protection
Reverse-battery protection
On-board voltage regulator
3.5 to 24 V operation
Description
The A1140, A1141, A1142, and A1143 devices are sensitive,
two-wire, unipolar, Hall effect switches that are factory-
programmed at end-of-line to optimize magnetic switchpoint
accuracy. These devices use a patented high frequency chopper-
stabilization technique, produced using the Allegro advanced
BiCMOS wafer fabrication process, to achieve magnetic
stability and to eliminate offset inherent in single-element
devices exposed to harsh application environments.
Commonly found in a number of automotive applications,
these switches are utilized to sense seat track position,
seat belt buckle presence, hood/trunk latching, and shift
selector position. Two-wire unipolar switches, such as the
A1140/41/42/43 family, are particularly advantageous in
price-sensitive applications because they require one less
wire for operation than do switches with the more traditional
open-collector output. Additionally, the system designer
inherently gains diagnostics because there is always output
current flowing, which should be in either of two narrow
ranges. Any current level not within these ranges indicates a
fault condition. The A1140/41/42/43 family of switches also
Packages: 3 pin SOT23W (suffix LH), and
3 pin SIP (suffix UA)
Continued on the next page…
Not to scale
Functional Block Diagram
V+
VCC
Regulator
To All Subcircuits
0.01 uF
Dynamic Offset
Cancellation
Clock/Logic
Sample and Hold
Low-Pass
Filter
Amp
GND
Package UA Only
GND
A1140-DS, Rev. 8

A1140LUATI-T4 Related Products

A1140LUATI-T4 A1141 A1141EUATI-T4 A1141LUATI-T4 A1142 A1142EUATI-T4 A1142LUATI-T4
Description sensitive two-wire chopper-stabilized unipolar hall effect switches sensitive two-wire chopper-stabilized unipolar hall effect switches sensitive two-wire chopper-stabilized unipolar hall effect switches sensitive two-wire chopper-stabilized unipolar hall effect switches sensitive two-wire chopper-stabilized unipolar hall effect switches sensitive two-wire chopper-stabilized unipolar hall effect switches sensitive two-wire chopper-stabilized unipolar hall effect switches
How to connect wince to LAN (urgent)
I wrote it in C#. How do I write the code for WinCE to connect to the LAN? Also, if I connect to the LAN, how can I access the shared files of the specified server? Thank you....
poiuyt Embedded System
EE Logic basic parameters and core chips
[size=5]Basic parameters of the analyzer[/size] 1. Sampling rate 100MHz 2. Sampling channels 16 3. Storage capacity (to be determined) 4. Storage depth (to be determined) 5. Measurement range 0-5V 6. ...
deweyled DIY/Open Source Hardware
How to use the same clock for two msp430g2553 chips
[i=s]This post was last edited by paulhyde on 2014-9-15 03:09[/i] As the title says, I am currently working on a problem of using an oscilloscope to display 8 decreasing circles, using the oscilloscop...
施森林 Electronics Design Contest
Who discovered the latest changes in the forum?
{:1_144:} See who found it first~~ Take a screenshot and answer~~ The first person who answers correctly will receive 100 core coins...
okhxyyo Talking
Request Design Explorer 99 SE
Does anyone have the Design Explorer 99 SE installation package? If so, please share it with me. Thanks!...
天辰 Download Centre
Trial Report 3-Some Summary on Face Recognition
After searching for information these days, I have basically figured out the algorithms for face recognition. Here is a brief description of the various algorithms: (1) FPGA hardware selection uses Xi...
qixiangyujj FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1726  385  2793  605  1444  35  8  57  13  30 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号