EE80960SB10512 datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > semiconductor> The embedded processor and controller> EE80960SB10512

EE80960SB10512: DescriptionIC mpu i960sb 10mhz 84-plcc; Categorysemiconductor The embedded processor and controller; File Size2MB，38 Pages; ManufacturerIntel; Websitehttp://www.intel.com/; Environmental Compliance

Download Datasheet Parametric Compare View All

EE80960SB10512 Overview

IC mpu i960sb 10mhz 84-plcc

EE80960SB10512 Parametric

Parameter Name	Attribute value
Datasheets
80960SB
Standard Package	1
Category	Integrated Circuits (ICs)
Family	Embedded - Microprocessors
Packaging	Tube
Core Process	i960
Number of Cores/Bus Width	1 Core, 32-Bi
Speed	10MHz
Co-Processors/DSP	-
RAM Controllers	-
Graphics Accelerati	N
Display & Interface Controllers	-
Etherne	-
SATA	-
USB	-
Voltage - I/O	5.0V
Operating Temperature	0°C ~ 85°C
Security Features	-
Package / Case	84-LCC (J-Lead)
Supplier Device Package	84-PLCC
Additional Interfaces	-
Other Names	863988

Preview

Download Datasheet

View All

80960SB

EMBEDDED 32-BIT MICROPROCESSOR

WITH 16-BIT BURST DATA BUS

■

High-Performance Embedded Architecture

■

Built-in Interrupt Controller

— 16 MIPS* Burst Execution at 16 MHz

— 5 MIPS Sustained Execution at 16 MHz

■

512-Byte On-Chip Instruction Cache

— Direct Mapped

— Parallel Load/Decode for Uncached

Instructions

■

Multiple Register Sets

— Sixteen Global 32-Bit Registers

— Sixteen Local 32-Bit Registers

— Four Local Register Sets Stored

On-Chip

— Register Scoreboarding

■

Pin Compatible with 80960SA

— 4 Direct Interrupt Pins

— 31 Priority Levels, 256 Vectors

■

Built-In Floating Point Unit

— Fully IEEE 754 Compatible

■

Easy to Use, High Bandwidth 16-Bit Bus

— 25.6 Mbytes/s Burst

— Up to 16 Bytes Transferred per Burst

■

32-Bit Address Space, 4 Gigabytes

■

80-Lead Quad Flat Pack (EIAJ QFP)

— 84-Lead Plastic Leaded Chip Carrier

(PLCC)

■

Software Compatible with

80960KA/KB/CA/CF Processors

The 80960SB is a member of Intel’s i960

32-bit processor family, which is designed especially for low cost

embedded applications. It includes a 512-byte instruction cache, an integrated floating-point unit and a built-in

interrupt controller. The 80960SB has a large register set, multiple parallel execution units and a 16-bit burst

bus. Using advanced RISC technology, this high performance processor is capable of execution rates in excess

of 5 million instructions per second

. The 80960SB is well-suited for a wide range of cost sensitive embedded

applications including non-impact printers, network adapters and I/O controllers.

FOUR

80-BIT FP

REGISTERS

80-BIT

FPU

SIXTEEN

32-BIT GLOBAL

REGISTERS

64- BY 32-BIT

LOCAL

CACHE

32-BIT

INSTRUCTION

EXECUTION

UNIT

INSTRUCTION

FETCH UNIT

512-BYTE

INSTRUCTION

CACHE

INSTRUCTION

DECODER

MICRO-

INSTRUCTION

SEQUENCER

MICRO-

INSTRUCTION

ROM

32-BIT

BUS

CONTROL

LOGIC

32-BIT

ADDRESS

16-BIT

BURST

BUS

Figure 1. The 80960SB Processor’s Highly Parallel Architecture

* Relative to Digital Equipment Corporation’s VAX-11/780 at 1 MIPS (VAX-11™ is a trademark of Digital Equipment

Corporation)

Intel Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in an Intel product. No other circuit patent

licenses are implied. Information contained herein supersedes previously published specifications on these devices from Intel.

August 2004

Order Number: 272207-003

80960SB

EMBEDDED 32-BIT MICROPROCESSOR

WITH 16-BIT BURST DATA BUS

CONTENTS

PAGE

1.0 THE i960

PROCESSOR

...........................................................................................................................1

1.1 Key Performance Features .................................................................................................................2

1.1.1 Memory Space And Addressing Modes ................................................................................... 4

1.1.2 Data Types ...............................................................................................................................4

1.1.3 Large Register Set ...................................................................................................................4

1.1.4 Multiple Register Sets ..............................................................................................................5

1.1.5 Instruction Cache .....................................................................................................................5

1.1.6 Register Scoreboarding ........................................................................................................... 5

1.1.7 Floating-Point Arithmetic .......................................................................................................... 6

1.1.8 High Bandwidth Bus ................................................................................................................6

1.1.9 Interrupt Handling ....................................................................................................................7

1.1.10 Debug Features .....................................................................................................................7

1.1.11 Fault Detection .......................................................................................................................7

1.1.12 Built-in Testability ...................................................................................................................7

1.1.13 CHMOS .................................................................................................................................. 7

2.0 ELECTRICAL SPECIFICATIONS.............................................................................................................

2.1 Power and Grounding ....................................................................................................................... 11

2.2 Power Decoupling Recommendations .............................................................................................. 11

2.3 Connection Recommendations ......................................................................................................... 11

2.4 Characteristic Curves ....................................................................................................................... 11

2.5 Test Load Circuit ............................................................................................................................... 13

2.6 ABSOLUTE MAXIMUM RATINGS* .................................................................................................. 14

2.7 DC Characteristics ............................................................................................................................ 14

2.8 AC Specifications .............................................................................................................................. 15

3.0 MECHANICAL DATA

............................................................................................................................... 20

3.1 Packaging ......................................................................................................................................... 20

3.2 Pin Assignment ................................................................................................................................. 20

3.3 Pinout ................................................................................................................................................ 22

3.4 Package Thermal Specifications ...................................................................................................... 26

4.0 WAVEFORMS

........................................................................................................................................... 27

5.0 REVISION HISTORY

................................................................................................................................ 33

LIST OF FIGURES

Figure 1

Figure 2

Figure 3

Figure 4

Figure 5

Figure 6

Figure 7

Figure 8

Figure 9

Figure 10

Figure 11

Figure 12

Figure 13

Figure 14

Figure 15

Figure 16

Figure 17

Figure 18

Figure 19

Figure 20

Figure 21

Figure 22

PAGE

The 80960SB Processor’s Highly Parallel Architecture ................................................................ 0

80960SB Programming Environment ........................................................................................... 1

Instruction Formats ...................................................................................................................... 4

Multiple Register Sets Are Stored On-Chip .................................................................................. 6

Connection Recommendation for LOCK .................................................................................... 11

Typical Supply Current vs. Case Temperature ........................................................................... 12

Typical Current vs. Frequency (Room Temp) ............................................................................. 12

Typical Current vs. Frequency (Hot Temp) ................................................................................. 13

Capacitive Derating Curve ......................................................................................................... 13

Test Load Circuit for Three-State Output Pins ............................................................................ 13

Drive Levels and Timing Relationships for 80960SB Signals ..................................................... 15

Processor Clock Pulse (CLK2) ................................................................................................... 18

RESET Signal Timing ................................................................................................................. 18

HOLD Timing .............................................................................................................................. 19

80-Lead EIAJ Quad Flat Pack (QFP) Package .......................................................................... 20

84-Lead Plastic Leaded Chip Carrier (PLCC) Package ............................................................. 21

Non-Burst Read and Write Transactions Without Wait States .................................................... 27

Quad Word Burst Read Transaction With 1, 0, 0, 0, 0, 0, 0, 0 Wait States ................................ 28

Burst Write Transaction With 2, 1, 1, 1 Wait States (6-8 Bytes Transferred) .............................. 29

Accesses Generated by Quad Word Read Bus Request,

Misaligned One Byte from Quad Word Boundary 1, 0, 0, 0, 0, 0, 0, 0 Wait States

Interrupt Acknowledge Cycle ...................................................................................................... 31

Cold Reset Waveform ................................................................................................................ 32

LIST OF TABLES

Table 1

Table 2

Table 3

Table 4

Table 5

Table 6

Table 7

Table 8

Table 9

Table 10

Table 11

Table 12

Table 13

Table 14

80960SB Instruction Set .............................................................................................................. 3

Memory Addressing Modes ......................................................................................................... 4

Sample Floating-Point Execution Times (µs) at 16 MHz .............................................................. 6

80960SB Pin Description: Bus Signals ........................................................................................ 8

80960SB Pin Description: Support Signals ................................................................................ 10

DC Characteristics ..................................................................................................................... 14

80960SB AC Characteristics (10 MHz) ...................................................................................... 16

80960SB AC Characteristics (16 MHz) ...................................................................................... 17

80960SB QFP Pinout — In Pin Order ........................................................................................ 22

80960SB QFP Pinout — In Signal Order ................................................................................... 23

80960SB PLCC Pinout — In Pin Order ...................................................................................... 24

80960SB PLCC Pinout — In Signal Order ................................................................................. 25

80960SB QFP Package Thermal Characteristics ...................................................................... 26

80960SB PLCC Package Thermal Characteristics .................................................................... 26

iii

EE80960SB10512 Related Products

	EE80960SB10512	N80960SB16	N80960SB10	EN80960SB16512	TN80960SB16
Description	IC mpu i960sb 10mhz 84-plcc	IC mpu i960sb 16mhz 84-plcc	IC mpu i960sb 10mhz 84-plcc	IC mpu i960sb 16mhz 84-plcc	IC mpu i960sb 16mhz 84-plcc
Is it Rohs certified?	-	incompatible	incompatible	-	incompatible
Maker	-	Intel	Intel	-	Intel
package instruction	-	QCCJ, LDCC84,1.2SQ	QCCJ, LDCC84,1.2SQ	-	QCCJ, LDCC84,1.2SQ
Reach Compliance Code	-	compliant	compliant	-	unknown
bit size	-	32	32	-	32
JESD-30 code	-	S-PQCC-J84	S-PQCC-J84	-	S-PQCC-J84
JESD-609 code	-	e0	e0	-	e0
Number of terminals	-	84	84	-	84
Package body material	-	PLASTIC/EPOXY	PLASTIC/EPOXY	-	PLASTIC/EPOXY
encapsulated code	-	QCCJ	QCCJ	-	QCCJ
Encapsulate equivalent code	-	LDCC84,1.2SQ	LDCC84,1.2SQ	-	LDCC84,1.2SQ
Package shape	-	SQUARE	SQUARE	-	SQUARE
Package form	-	CHIP CARRIER	CHIP CARRIER	-	CHIP CARRIER
power supply	-	5 V	5 V	-	5 V
Certification status	-	Not Qualified	Not Qualified	-	Not Qualified
speed	-	16 MHz	10 MHz	-	16 MHz
Maximum slew rate	-	350 mA	280 mA	-	350 mA
Nominal supply voltage	-	5 V	5 V	-	5 V
surface mount	-	YES	YES	-	YES
technology	-	CMOS	CMOS	-	CMOS
Terminal surface	-	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)	-	Tin/Lead (Sn/Pb)
Terminal form	-	J BEND	J BEND	-	J BEND
Terminal pitch	-	1.27 mm	1.27 mm	-	1.27 mm
Terminal location	-	QUAD	QUAD	-	QUAD
uPs/uCs/peripheral integrated circuit type	-	MICROPROCESSOR, RISC	MICROPROCESSOR, RISC	-	MICROPROCESSOR, RISC
Base Number Matches	-	1	1	-	1

Recommended Resources

Single solar battery charger working circuit

Square wave oscillator circuit diagram

Charging circuit diagram using switching voltage regulator composed of MAX713

Direct reading LC measuring instrument circuit

HY8000A external low-power audio amplifier circuit schematic diagram

Compact phone splitter

The use of TL494 error amplifier, please speak up, thank you: TL494 has two error amplifiers, one of which is used to stabilize the output voltage, can the other one be used to adjust the output voltage (for example, the output is 5V, the adjustable range is 1V,...; liuyanfeng Analogue and Mixed Signal

Here may be the C2000 basic course you need, don't miss it if you pass by~: TI C2000 is a 32-bit real-time control MCU that has been optimized for processing, sensing and driving to improve closed-loop performance. Here are a few courses for friends who want to learn about C2...; EEWORLD社区 Microcontroller MCU

I would like the source code of the Windwos wdm device driver development guide. Thank you~!: That big brother has it, please send me one. e: zzk83@yahoo.com.cn qq: 651464305 Thank you...; 2002xiao Embedded System

Design of bus stop announcement system based on 51 (compilation): Design of bus stop announcement system based on 51 (compilation), thank you for urgent use after graduation...; swgwy 51mcu

【KW41Z】Debugging problems after importing SDK into MCUXpresso: Continuing from the previous post [KW41Z] MCUXpresso reported an error during installation - [NXP Kinetis MCU] - Electronic Engineering World - Forum [url]https://bbs.eeworld.com.cn/thread-543305-1-1....; suoma NXP MCU

Let’s talk about wearable devices: [i=s]This post was last edited by jameswangsynnex on 2015-3-3 20:01[/i] Recently, Kevin Kelly, the author of Out of Control and the founding editor of Wired magazine, said in a dialogue on "The Establ...; 楞伽山人 Mobile and portable

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components