in the United States and other countries. PCI, PCI Express, PCIe, and PCI-X are trademarks of PCI-SIG. All other trademarks are the property of their respective owners.
DS170 (v1.3) December 13, 2012
Product Specification
www.xilinx.com
1
XA Spartan-6 Automotive FPGA Family Overview
XA Spartan-6 FPGA Feature Summary
Table 1:
XA Spartan-6 FPGA Feature Summary by Device
Configurable Logic Blocks (CLBs)
Device
Logic
Cells
(1)
Slices
(2)
Max
Flip-Flops Distributed
RAM (Kb)
DSP48A1
Slices
(3)
Block RAM Blocks
18 Kb
(4)
CMTs
(5)
Max (Kb)
Memory
Endpoint
Maximum
Total Max
Controller
Blocks for
GTP
I/O
User
Blocks
PCI Express Transceivers Banks I/O
(Max)
XA6SLX4
XA6SLX9
XA6SLX16
XA6SLX25
XA6SLX45
XA6SLX75
XA6SLX100
XA6SLX25T
XA6SLX45T
XA6SLX75T
3,840
9,152
14,579
24,051
43,661
74,637
101,261
24,051
43,661
74,637
600
1,430
2,278
3,758
6,822
11,662
15,822
3,758
6,822
11,662
4,800
11,440
18,224
30,064
54,576
93,296
126,576
30,064
54,576
93,296
75
90
136
229
401
692
976
229
401
692
8
16
32
38
58
132
180
38
58
132
12
32
32
52
116
172
268
52
116
172
216
576
576
936
2,088
3,096
4,824
936
2,088
3,096
2
2
2
2
4
6
6
2
4
6
0
2
2
2
2
2
2
2
2
2
0
0
0
0
0
0
0
1
1
1
0
0
0
0
0
0
0
2
4
4
4
4
4
4
4
4
4
4
4
4
132
200
232
266
320
328
326
250
296
268
Notes:
1.
2.
3.
4.
5.
XA Spartan-6 FPGA logic cell ratings reflect the increased logic cell capability offered by the new 6-input LUT architecture.
Each XA Spartan-6 FPGA slice contains four LUTs and eight flip-flops.
Each DSP48A1 slice contains an 18 x 18 multiplier, an adder, and an accumulator.
Block RAMs are fundamentally 18 Kb in size. Each block can also be used as two independent 9 Kb blocks.
Each CMT contains two DCMs and one PLL.
FPGA Device Package Combinations and Available I/Os
XA Spartan-6 FPGA package combinations with the available I/Os and GTP transceivers per package are shown in
Table 2.
Due to the transceivers, the LX and LXT pinouts are not compatible.
Table 2:
XA Spartan-6 Device-Package Combinations and Maximum Available I/Os
Package
(1)
Size (mm)
Pitch (mm)
Device
XA6SLX4
XA6SLX9
XA6SLX16
XA6SLX25
XA6SLX45
XA6SLX75
XA6SLX100
XA6SLX25T
XA6SLX45T
XA6SLX75T
2
4
190
190
CSG225
(2)
13 x 13
0.8
User I/O
FTG256
17 x 17
1.0
User I/O
CSG324
15 x 15
0.8
GTPs
User I/O
CSG484
(3)
19 x 19
0.8
GTPs
User I/O
FGG484
(3)
23 x 23
1.0
GTPs
User I/O
132
160
160
186
186
186
NA
NA
NA
NA
200
232
226
218
NA
NA
320
328
NA
NA
NA
NA
2
4
4
266
316
280
326
250
296
268
Notes:
1. XA Spartan-6 devices are available in Pb-free packages only.
2. Memory controller block support is x8 on the XA6SLX9 and XA6SLX16 devices in the CSG225 package. There is no memory controller in the
XA6SLX4.
3. These packages support two of the four memory controllers in the XA6SLX75, XA6SLX75T, and XA6SLX100 devices.
DS170 (v1.3) December 13, 2012
Product Specification
www.xilinx.com
2
XA Spartan-6 Automotive FPGA Family Overview
Configuration
XA Spartan-6 FPGAs store the customized configuration data in SRAM-type internal latches. The number of configuration
bits is between 3 Mb and 27 Mb depending on device size and user-design implementation options. The configuration
storage is volatile and must be reloaded whenever the FPGA is powered up. This storage can also be reloaded at any time
by pulling the PROGRAM_B pin Low. Several methods and data formats for loading configuration are available.
Bit-serial configurations can be either master serial mode, where the FPGA generates the configuration clock (CCLK) signal,
or slave serial mode, where the external configuration data source also clocks the FPGA. For byte-wide configurations,
master SelectMAP mode generates the CCLK signal while slave SelectMAP mode receives the CCLK signal for the 8- and
16-bit-wide transfer. In master serial mode, the beginning of the bitstream can optionally switch the clocking source to an
external clock, which can be faster or more precise than the internal clock. The available JTAG pins use boundary-scan
protocols to load bit-serial configuration data.
The bitstream configuration information is generated by the ISE® software using a program called BitGen. The configuration
process typically executes the following sequence:
•
•
•
•
•
Detects power-up (power-on reset) or PROGRAM_B when Low.
Clears the whole configuration memory.
Samples the mode pins to determine the configuration mode: master or slave, bit-serial or parallel.
Loads the configuration data starting with the bus-width detection pattern followed by a synchronization word, checks
for the proper device code, and ends with a cyclic redundancy check (CRC) of the complete bitstream.
Starts a user-defined sequence of events: releasing the internal reset (or preset) of flip-flops, optionally waiting for the
DCMs and/or PLLs to lock, activating the output drivers, and transitioning the DONE pin to High.
The Master Serial Peripheral Interface (SPI) and the Master Byte-wide Peripheral Interface (BPI) are two common methods
used for configuring the devices. The XA Spartan-6 FPGA configures itself from a directly attached industry-standard SPI
serial flash PROM. The XA Spartan-6 FPGA can configure itself via BPI when connected to an industry-standard parallel
NOR flash. Note that BPI configuration is not supported in the XA6SLX4, XA6SLX25, and XA6SLX25T.
XA Spartan-6 FPGAs support MultiBoot configuration, where two or more FPGA configuration bitstreams can be stored in
a single configuration source. The FPGA application controls which configuration to load next and when to load it.
XA Spartan-6 FPGAs also include a unique, factory-programmed Device DNA identifier that is useful for tracking purposes,
anti-cloning designs, or IP protection. In the XA6SLX75, XA6SLX75T, and XA6SLX100 devices, bitstreams can be copy
protected using AES encryption.
Readback
Most configuration data can be read back without affecting the system’s operation.
CLBs, Slices, and LUTs
Each configurable logic block (CLB) in XA Spartan-6 FPGAs consists of two slices, arranged side-by-side as part of two
vertical columns. There are three types of CLB slices in the XA Spartan-6 architecture: SLICEM, SLICEL, and SLICEX.
Each slice contains four LUTs, eight flip-flops, and miscellaneous logic. The LUTs are for general-purpose combinatorial and
sequential logic support. Synthesis tools take advantage of these highly efficient logic, arithmetic, and memory features.
Expert designers can also instantiate them.
SLICEM
One quarter (25%) of the XA Spartan-6 FPGA slices are SLICEMs. Each of the four SLICEM LUTs can be configured as
either a 6-input LUT with one output, or as dual 5-input LUTs with identical 5-bit addresses and two independent outputs.
These LUTs can also be used as distributed 64-bit RAM with 64 bits or two times 32 bits per LUT, as a single 32-bit shift
register (SRL32), or as two 16-bit shift registers (SRL16s) with addressable length. Each LUT output can be registered in a
flip-flop within the CLB. For arithmetic operations, a high-speed carry chain propagates carry signals upwards in a column
of slices.
DS170 (v1.3) December 13, 2012
Product Specification
www.xilinx.com
3
XA Spartan-6 Automotive FPGA Family Overview
SLICEL
One quarter (25%) of the XA Spartan-6 FPGA slices are SLICELs, which contain all the features of the SLICEM except the
memory/shift register function.
SLICEX
One half (50%) of the XA Spartan-6 FPGA slices are SLICEXs. The SLICEXs have the same structure as SLICELs except
the arithmetic carry option and the wide multiplexers.
Clock Management
Each XA Spartan-6 FPGA has up to six CMTs, each consisting of two DCMs and one PLL, which can be used individually
or cascaded.
DCM
The DCM provides four phases of the input frequency (CLKIN): shifted 0°, 90°, 180°, and 270° (CLK0, CLK90, CLK180, and
CLK270). It also provides a doubled frequency CLK2X and its complement CLK2X180. The CLKDV output provides a
fractional clock frequency that can be phase-aligned to CLK0. The fraction is programmable as every integer from 2 to 16,
as well as 1.5, 2.5, 3.5 . . . 7.5. CLKIN can optionally be divided by 2. The DCM can be a zero-delay clock buffer when a clock
signal drives CLKIN, while the CLK0 output is fed back to the CLKFB input.
Frequency Synthesis
Independent of the basic DCM functionality, the frequency synthesis outputs CLKFX and CLKFX180 can be programmed to
generate any output frequency that is the DCM input frequency (F
IN
) multiplied by M and simultaneously divided by D, where
M can be any integer from 2 to 32 and D can be any integer from 1 to 32.
Phase Shifting
With CLK0 connected to CLKFB, all nine CLK outputs (CLK0, CLK90, CLK180, CLK270, CLK2X, CLK2X180, CLKDV,
CLKFX, and CLKFX180) can be shifted by a common amount, defined as any integer multiple of a fixed delay. A fixed DCM
delay value (fraction of the input period) can be established by configuration and can also be incremented or decremented
dynamically.
Spread-Spectrum Clocking
The DCM can accept and track typical spread-spectrum clock inputs, provided they abide by the input clock specifications
listed in the
Spartan-6 FPGA Data Sheet: DC and Switching Characteristics.
XA Spartan-6 FPGAs can generate a spread-
spectrum clock source from a standard fixed-frequency oscillator.
PLL
The PLL can serve as a frequency synthesizer for a wider range of frequencies and as a jitter filter for incoming clocks in
conjunction with the DCMs. The heart of the PLL is a voltage-controlled oscillator (VCO) with a frequency range of
400 MHz to 1,080 MHz, thus spanning more than one octave. Three sets of programmable frequency dividers (D, M, and O)
adapt the VCO to the required application.
The pre-divider D (programmable by configuration) reduces the input frequency and feeds one input of the traditional PLL
phase comparator. The feedback divider (programmable by configuration) acts as a multiplier because it divides the VCO
output frequency before feeding the other input of the phase comparator. D and M must be chosen appropriately to keep the
VCO within its controllable frequency range.
The VCO has eight equally spaced outputs (0°, 45°, 90°, 135°, 180°, 225°, 270°, and 315°). Each can be selected to drive
one of the six output dividers, O0 to O5 (each programmable by configuration to divide by any integer from 1 to 128).
DS170 (v1.3) December 13, 2012
Product Specification
www.xilinx.com
4
XA Spartan-6 Automotive FPGA Family Overview
Clock Distribution
Each XA Spartan-6 FPGA provides abundant clock lines to address the different clocking requirements of high fanout, short
propagation delay, and extremely low skew.
Global Clock Lines
In each XA Spartan-6 FPGA, 16 global-clock lines have the highest fanout and can reach every flip-flop clock. Global clock
lines must be driven by global clock buffers, which can also perform glitchless clock multiplexing and the clock enable
function. Global clocks are often driven from the CMTs, which can completely eliminate the basic clock distribution delay.
I/O Clocks
I/O clocks are especially fast and serve only the localized input and output delay circuits and the I/O serializer/deserializer
(SERDES) circuits, as described in the
I/O Logic
section.
Block RAM
Every XA Spartan-6 FPGA has between 12 and 268 dual-port block RAMs, each storing 18 Kb. Each block RAM has two
completely independent ports that share only the stored data.
Synchronous Operation
Each memory access, whether read or write, is controlled by the clock. All inputs, data, address, clock enables, and write
enables are registered. The data output is always latched, retaining data until the next operation. An optional output data
pipeline register allows higher clock rates at the cost of an extra cycle of latency.
During a write operation in dual-port mode, the data output can reflect either the previously stored data, the newly written
data, or remain unchanged.
Programmable Data Width
•
•
•
Each port can be configured as 16K × 1, 8K × 2, 4K × 4, 2K × 9 (or 8), 1K × 18 (or 16), or 512 x 36 (or 32).
The x9, x18, and x36 configurations include parity bits. The two ports can have different aspect ratios.
Each block RAM can be divided into two completely independent 9 Kb block RAMs that can each be configured to any
aspect ratio from 8K x 1 to 512 x 18, with 256 x 36 supported in simple dual-port mode.
Memory Controller Block
Most XA Spartan-6 devices include dedicated memory controller blocks (MCBs), each targeting a single-chip DRAM (either
DDR, DDR2, DDR3, or LPDDR), and supporting access rates of up to 800 Mb/s.
The MCB has dedicated routing to predefined FPGA I/Os. If the MCB is not used, these I/Os are available as general
purpose FPGA I/Os. The memory controller offers a complete multi-port arbitrated interface to the logic inside the XA
Spartan-6 FPGA. Commands can be pushed, and data can be pushed to and pulled from independent built-in FIFOs, using
conventional FIFO control signals. The multi-port memory controller can be configured in many ways. An internal 32-, 64-,
or 128-bit data interface provides a simple and reliable interface to the MCB.
The MCB can be connected to 4-, 8-, or 16-bit external DRAM. The MCB, in many applications, provides a faster DRAM
interface compared to traditional internal data buses, which are wider and are clocked at a lower frequency. The FPGA logic
interface can be flexibly configured irrespective of the physical memory device.
Digital Signal Processing—DSP48A1 Slice
DSP applications use many binary multipliers and accumulators, best implemented in dedicated DSP slices. All XA
Spartan-6 FPGAs have many dedicated, full-custom, low-power DSP slices, combining high speed with small size, while
retaining system design flexibility.
Each DSP48A1 slice consists of a dedicated 18 × 18 bit two’s complement multiplier and a 48-bit accumulator, both capable
of operating at up to 390 MHz. The DSP48A1 slice provides extensive pipelining and extension capabilities that enhance
Hello everyone, I have a problem with ePWM triggering ADC conversion. In TI's example, one EPWM cycle confirms the ADC conversion of two different ports, but I now need to trigger more than 10 single-...
[i=s]This post was last edited by chenzhufly on 2014-9-6 17:17[/i] I went to Chongqing to participate in the National Gobang Open Tournament during the Mid-Autumn Festival. The competition time was 6,...
There is not much disagreement among manufacturers that NVR will be fully popularized and even replace DVR. What attracts much attention is how long this process will take. It is too early to talk abo...
The rapid development of the Internet has realized high-speed information transmission and resource sharing, greatly facilitating people's lives. Embedded systems are widely used in various electr...[Details]
Sailing is gaining more and more attention. How to use modern technology to assist training and improve competition results is particularly important. Considering the real-time data collection in t...[Details]
introduction
my country has a vast territory and a large population. The scale of housing construction is huge, and the amount of residential construction is large and wide. It is still on t...[Details]
1. Overview
Will passive devices
produce nonlinear intermodulation distortion? The answer is yes! Although there is no systematic theoretical analysis, it has been found in engineerin...[Details]
There are three types of mobile TV: one is based on analog TV broadcasting network, another is based on mobile communication network, and the other is based on digital broadcasting network. The f...[Details]
In recent years, the market for mobile/portable devices such as smartphones and laptops has continued to grow rapidly. While these products continue to integrate more new features to enhance the ...[Details]
introduction
Solar cells and LED lighting are typical applications of new energy and energy-saving and efficient technologies. Solar LED lighting uses solar cells to convert solar energy...[Details]
1. Introduction
Light control circuit plays a vital role in urban street lamps or corridor lighting. With light control circuit, the lights can be automatically turned on and off according to ...[Details]
With the rapid development of urban economy, elevators are increasingly used as a vertical transportation tool. However, elevator fault detection and maintenance, especially the role of elevator remot...[Details]
Aromatic gases are widely present in food, medicine, cosmetics and various daily chemical products, such as snacks, liquor, spices, Chinese herbal medicines, plasters, perfumes, soaps, shampoos, et...[Details]
1 Introduction
PROFIBUS is an international, open, and manufacturer-independent fieldbus standard. It is widely used in manufacturing automation, process industry automation, and automatio...[Details]
LED is the abbreviation of light emitting diode, which is an electric light source made of semiconductor technology. The core part of LED is a chip composed of P-type semiconductor and N-type semi...[Details]
Toyohashi University of Technology demonstrated electric field coupled wireless power supply technology using life-size car tires and roads at the wireless technology exhibition "Wireless Technolog...[Details]
1. When the slip speed regulating motor is undergoing frequency conversion and energy saving transformation, the original excitation box (referred to as the speed regulating box) and the original s...[Details]
It is well known to automotive suppliers that automakers are demanding more from their supply base. For connector suppliers, this means stricter requirements for product performance, stability and ...[Details]
ST MEMS Sensor Creative Design Competition
京公网安备 11010802033920号
EEWORLD
