SY100S839VZC TR datasheet, PDF

Datasheet> All Categories > semiconductor> Analog mixed-signal IC> SY100S839VZC TR

Preview

SY100S839VZC TR: DescriptionIC clock gen 3.3V/5V 20-soic; Categorysemiconductor Analog mixed-signal IC; File Size61KB，6 Pages; ManufacturerMicrochip; Websitehttps://www.microchip.com

Download Datasheet Compare View All

SY100S839VZC TR Overview

IC clock gen 3.3V/5V 20-soic

Preview

Download Datasheet

View All

Micrel, Inc.

2/4,

4/5/6 CLOCK

GENERATION CHIP

Precision Edge

SY100S839V

Precision Edge

SY100S839V

FEATURES

3.3V and 5V power supply option

50ps output-to-output skew

50% duty cycle outputs

Synchronous enable/disable

Master Reset for synchronization

Internal 75K

Ω

input pull-down resistors

Available in 20-pin SOIC package

Precision Edge

DESCRIPTION

The SY100S839V is a low skew

÷2/4, ÷4/5/6

clock

generation chip designed explicitly for low skew clock

generation applications. The internal dividers are

synchronous to each other, therefore, the common output

edges are all precisely aligned. The device can be driven

by either a differential or single-ended ECL/LVECL or, if

positive power supplies are used, PECL/LVPECL input

signal. In addition, by using the V

output, a sinusoidal

source can be AC-coupled into the device. If a single-

ended input is to be used, the V

output should be

connected to the /CLK input and bypassed to ground via

a 0.01µF capacitor. The V

output is designed to act as

the switching reference for the input of the S839V under

single-ended input conditions. As a result, this pin can

only source/sink up to 0.5mA of current.

The common enable (/EN) is synchronous so that the

internal dividers will only be enabled/disabled when the

internal clock is already in the LOW state. This avoids

any chance of generating a runt clock pulse on the

internal clock when the device is enabled/disabled as

can happen with an asynchronous control. An internal

runt pulse could lead to losing synchronization between

the internal divider stages. The internal enable flip-flop is

clocked on the falling edge of the input clock, therefore,

all associated specification limits are referenced to the

negative edge of the clock input.

Upon start-up, the internal flip-flops will attain a

random state; the master reset (MR) input must be

asserted to ensure synchronization. For systems which

only use one S839V, the MR pin need not be exercised

as the internal divider designs ensures synchronization

between the

÷2/4,

and the

÷4/5/6

outputs of a single

device.

Precision Edge is a registered trademark of Micrel, Inc.

M9999-032206

hbwhelp@micrel.com or (408) 955-1690

Rev.: B

Amendment: /0

Issue Date: March 2006

SY100S839VZC TR Related Products

	SY100S839VZC TR	SY100S839VZI TR	SY100S839VZI
Description	IC clock gen 3.3V/5V 20-soic	IC clock gen 3.3V/5V 20-soic	IC clock gen 3.3V/5V 20-soic

Recommended Resources

Transistor undervoltage reset circuit

Alkaline battery charger circuit diagram

A HI-FI active integrated speaker 02

LED drive circuit using low-frequency transformer and resistor current-limiting half-wave or full-wave rectification

KPY series silicon piezoresistive absolute pressure sensor circuit

Photoelectric coupling type 110V, 220V automatic conversion circuit diagram

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components