500P52W826ZJ4C datasheet, PDF - EEWORLD Datasheet

500P52W826ZJ4C: DescriptionCeramic Capacitor, Ceramic, 50V, 80% +Tol, 20% -Tol, X7R, -/+15ppm/Cel TC, 82uF,; CategoryPassive components capacitor; File Size836KB，6 Pages; ManufacturerJohanson Dielectrics

Download Datasheet Parametric View All

500P52W826ZJ4C Overview

Ceramic Capacitor, Ceramic, 50V, 80% +Tol, 20% -Tol, X7R, -/+15ppm/Cel TC, 82uF,

Parameter Name	Attribute value
Objectid	864907780
package instruction	,
Reach Compliance Code	compliant
ECCN code	EAR99
YTEOL	7
capacitance	82 µF
Capacitor type	CERAMIC CAPACITOR
dielectric materials	CERAMIC
high	19.939 mm
JESD-609 code	e0
length	37.91 mm
Installation features	SURFACE MOUNT
negative tolerance	20%
Number of terminals	2
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
Package form	SMT
positive tolerance	80%
Rated (DC) voltage (URdc)	50 V
surface mount	YES
Temperature characteristic code	X7R
Temperature Coefficient	15% ppm/°C
Terminal surface	Tin/Lead (Sn60Pb40)
Terminal shape	J BEND
width	22.098 mm

Spatarn6 development board trial report-sunjie: ...; sunjie19840522 FPGA/CPLD

How can I find out the maximum output power of a DCDC buck chip from its technical documentation?: [i=s]This post was last edited by dianhang on 2021-3-26 11:38[/i]For example, a typical chip will give its maximum output current, but not its maximum output power. The typical circuit given is 12V in...; dianhang Switching Power Supply Study Group

[Low Power] Altera releases low-power FPGA with 6.375+Gbps transceiver: The 1.5-nm Arria II family is the lowest power 6 Gbps transceiver solution available today. Driven by the need to support mainstream protocol standards such as PCI Express (PCIe) Gen2, SATA III, CPRI-...; cillyfly FPGA/CPLD

Questions about Quartus II: How to modify the assigned pins in Quartus II...; 柳暗花明2014 FPGA/CPLD

Why is there no special section for Bluetooth technology in the forum?: Here are TI's CC25XX CC26XX, which should be considered as the Bluetooth part, and CSR ISSC and other Bluetooth, there is this demand, everyone can share their views;...; viphotman RF/Wirelessly

The ESP32 branch of MicroPython now has dual cores enabled by default: The ESP32 branch will enable dual-core support by default, and the single-core mode is defined by the following parameter: CONFIG_FREERTOS_UNICORE=y [url]https://github.com/micropython/micropython/com...; dcexpert MicroPython Open Source section

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components