D5C032-40 datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Programmable logic devices> Programmable logic> D5C032-40

D5C032-40: Description8-MACROCELL CMOS PLD; CategoryProgrammable logic devices Programmable logic; File Size678KB，13 Pages; ManufacturerIntel; Websitehttp://www.intel.com/

Download Datasheet Parametric Compare View All

D5C032-40 Overview

8-MACROCELL CMOS PLD

D5C032-40 Parametric

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Maker	Intel
Parts packaging code	DIP
package instruction	DIP, DIP20,.3
Contacts	20
Reach Compliance Code	compli
Other features	PAL WITH MACROCELLS; 8 MACROCELLS; 1 EXTERNAL CLOCK; SHARED INPUT/CLOCK
Architecture	PAL-TYPE
maximum clock frequency	18.5 MHz
JESD-30 code	R-GDIP-T20
JESD-609 code	e0
length	24.825 mm
Dedicated input times	8
Number of I/O lines	8
Number of entries	18
Output times	8
Number of product terms	72
Number of terminals	20
Maximum operating temperature	70 °C
Minimum operating temperature
organize	8 DEDICATED INPUTS, 8 I/O
Output function	MACROCELL
Package body material	CERAMIC, GLASS-SEALED
encapsulated code	DIP
Encapsulate equivalent code	DIP20,.3
Package shape	RECTANGULAR
Package form	IN-LINE
Peak Reflow Temperature (Celsius)	NOT SPECIFIED
power supply	5 V
Programmable logic type	UV PLD
propagation delay	40 ns
Certification status	Not Qualified
Maximum seat height	5.08 mm
Maximum supply voltage	5.25 V
Minimum supply voltage	4.75 V
Nominal supply voltage	5 V
surface mount	NO
technology	CMOS
Temperature level	COMMERCIAL
Terminal surface	Tin/Lead (Sn/Pb)
Terminal form	THROUGH-HOLE
Terminal pitch	2.54 mm
Terminal location	DUAL
Maximum time at peak reflow temperature	NOT SPECIFIED
width	7.62 mm

Preview

Download Datasheet

View All

D5C032-40 Related Products

	D5C032-40	5C032	D5C032-30	D5C032-35	P5C032-30	TP5C032-35	P5C032-40	P5C032-35
Description	8-MACROCELL CMOS PLD	8-MACROCELL CMOS PLD	8-MACROCELL CMOS PLD	8-MACROCELL CMOS PLD	8-MACROCELL CMOS PLD	8-MACROCELL CMOS PLD	8-MACROCELL CMOS PLD	8-MACROCELL CMOS PLD
Is it Rohs certified?	incompatible	-	incompatible	incompatible	incompatible	incompatible	incompatible	incompatible
Maker	Intel	-	Intel	Intel	Intel	Intel	Intel	Intel
Parts packaging code	DIP	-	DIP	DIP	DIP	-	DIP	DIP
package instruction	DIP, DIP20,.3	-	DIP, DIP20,.3	DIP, DIP20,.3	DIP, DIP20,.3	DIP, DIP20,.3	DIP, DIP20,.3	DIP, DIP20,.3
Contacts	20	-	20	20	20	-	20	20
Reach Compliance Code	compli	-	compli	compli	compli	compli	unknow	unknow
Other features	PAL WITH MACROCELLS; 8 MACROCELLS; 1 EXTERNAL CLOCK; SHARED INPUT/CLOCK	-	PAL WITH MACROCELLS; 8 MACROCELLS; 1 EXTERNAL CLOCK; SHARED INPUT/CLOCK	PAL WITH MACROCELLS; 8 MACROCELLS; 1 EXTERNAL CLOCK; SHARED INPUT/CLOCK	PAL WITH MACROCELLS; 8 MACROCELLS; 1 EXTERNAL CLOCK; SHARED INPUT/CLOCK	-	PAL WITH MACROCELLS; 8 MACROCELLS; 1 EXTERNAL CLOCK; SHARED INPUT/CLOCK	PAL WITH MACROCELLS; 8 MACROCELLS; 1 EXTERNAL CLOCK; SHARED INPUT/CLOCK
Architecture	PAL-TYPE	-	PAL-TYPE	PAL-TYPE	PAL-TYPE	PAL-TYPE	PAL-TYPE	PAL-TYPE
maximum clock frequency	18.5 MHz	-	25 MHz	22.2 MHz	25 MHz	25 MHz	18.5 MHz	22.2 MHz
JESD-30 code	R-GDIP-T20	-	R-GDIP-T20	R-GDIP-T20	R-PDIP-T20	R-PDIP-T20	R-PDIP-T20	R-PDIP-T20
JESD-609 code	e0	-	e0	e0	e0	e0	e0	e0
length	24.825 mm	-	24.825 mm	24.825 mm	25.55 mm	-	25.55 mm	25.55 mm
Dedicated input times	8	-	8	8	8	-	8	8
Number of I/O lines	8	-	8	8	8	-	8	8
Number of entries	18	-	18	18	18	18	18	18
Output times	8	-	8	8	8	8	8	8
Number of product terms	72	-	72	72	72	72	72	72
Number of terminals	20	-	20	20	20	20	20	20
Maximum operating temperature	70 °C	-	70 °C	70 °C	70 °C	85 °C	70 °C	70 °C
organize	8 DEDICATED INPUTS, 8 I/O	-	8 DEDICATED INPUTS, 8 I/O	8 DEDICATED INPUTS, 8 I/O	8 DEDICATED INPUTS, 8 I/O	-	8 DEDICATED INPUTS, 8 I/O	8 DEDICATED INPUTS, 8 I/O
Output function	MACROCELL	-	MACROCELL	MACROCELL	MACROCELL	MACROCELL	MACROCELL	MACROCELL
Package body material	CERAMIC, GLASS-SEALED	-	CERAMIC, GLASS-SEALED	CERAMIC, GLASS-SEALED	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY
encapsulated code	DIP	-	DIP	DIP	DIP	DIP	DIP	DIP
Encapsulate equivalent code	DIP20,.3	-	DIP20,.3	DIP20,.3	DIP20,.3	DIP20,.3	DIP20,.3	DIP20,.3
Package shape	RECTANGULAR	-	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR
Package form	IN-LINE	-	IN-LINE	IN-LINE	IN-LINE	IN-LINE	IN-LINE	IN-LINE
Peak Reflow Temperature (Celsius)	NOT SPECIFIED	-	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	-	NOT SPECIFIED	NOT SPECIFIED
power supply	5 V	-	5 V	5 V	5 V	5 V	5 V	5 V
Programmable logic type	UV PLD	-	UV PLD	UV PLD	OT PLD	-	OT PLD	OT PLD
propagation delay	40 ns	-	30 ns	35 ns	30 ns	35 ns	40 ns	35 ns
Certification status	Not Qualified	-	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified
Maximum seat height	5.08 mm	-	5.08 mm	5.08 mm	5.08 mm	-	5.08 mm	5.08 mm
Maximum supply voltage	5.25 V	-	5.25 V	5.25 V	5.25 V	-	5.25 V	5.25 V
Minimum supply voltage	4.75 V	-	4.75 V	4.75 V	4.75 V	-	4.75 V	4.75 V
Nominal supply voltage	5 V	-	5 V	5 V	5 V	5 V	5 V	5 V
surface mount	NO	-	NO	NO	NO	NO	NO	NO
technology	CMOS	-	CMOS	CMOS	CMOS	CMOS	CMOS	CMOS
Temperature level	COMMERCIAL	-	COMMERCIAL	COMMERCIAL	COMMERCIAL	INDUSTRIAL	COMMERCIAL	COMMERCIAL
Terminal surface	Tin/Lead (Sn/Pb)	-	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)
Terminal form	THROUGH-HOLE	-	THROUGH-HOLE	THROUGH-HOLE	THROUGH-HOLE	THROUGH-HOLE	THROUGH-HOLE	THROUGH-HOLE
Terminal pitch	2.54 mm	-	2.54 mm	2.54 mm	2.54 mm	2.54 mm	2.54 mm	2.54 mm
Terminal location	DUAL	-	DUAL	DUAL	DUAL	DUAL	DUAL	DUAL
Maximum time at peak reflow temperature	NOT SPECIFIED	-	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	-	NOT SPECIFIED	NOT SPECIFIED
width	7.62 mm	-	7.62 mm	7.62 mm	7.62 mm	-	7.62 mm	7.62 mm

Recommended Resources

Universal inverter main circuit

Simple digital display stabilized power supply circuit diagram

High-efficiency boost output power supply MAX848 circuit diagram

Continuous flow pulse detection circuit

Use a single-phase watt-hour meter to measure the power consumption of three-phase electricity

Capacitor step-down power supply circuit and capacitor selection and precautions

[TI's first low-power design competition] ADC and UART joint debugging: msp430fr5969 has 16 ADC channels, 8 of which are external and 8 are internal. This test takes A1 channel as an example, corresponding to p1.1 (S1 button) of lauchpad, enables the internal pull-up regi...; 众神之怒 Microcontroller MCU

Which compilation platform are you using?: Which compilation platform are you using?...; laoyang0314 NXP MCU

EEWORLD University ---- Atmel GPS Tracker Application Demonstration: Atmel GPS Tracker Application Demonstration : https://training.eeworld.com.cn/course/254Atmel? GPS? Tracker Application Demo...; dongcuipin Talking

Eight common misunderstandings in circuit design: We often find that some of the rules or principles we take for granted are often wrong. Electronic engineers also encounter such examples in circuit design. Let's take a look at the eight misunderstan...; heber312 Analog electronics

Novice question: SHBrowseForForlder() does not work, how to replace it: I am a beginner, and my platform cannot use the SHBrowseForFolder() method. I want to find another method to replace SHBrowseForFolder to achieve the same effect, or I can save the file directly to th...; yun Embedded System

You can apply for LM at NXP!: I found this interesting PDF....; 蓝雨夜 TI Technology Forum

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components