D5C032-30 datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Programmable logic devices> Programmable logic> D5C032-30

D5C032-30: Description8-MACROCELL CMOS PLD; CategoryProgrammable logic devices Programmable logic; File Size678KB，13 Pages; ManufacturerIntel; Websitehttp://www.intel.com/

Download Datasheet Parametric Compare View All

D5C032-30 Overview

8-MACROCELL CMOS PLD

D5C032-30 Parametric

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Maker	Intel
Parts packaging code	DIP
package instruction	DIP, DIP20,.3
Contacts	20
Reach Compliance Code	compli
Other features	PAL WITH MACROCELLS; 8 MACROCELLS; 1 EXTERNAL CLOCK; SHARED INPUT/CLOCK
Architecture	PAL-TYPE
maximum clock frequency	25 MHz
JESD-30 code	R-GDIP-T20
JESD-609 code	e0
length	24.825 mm
Dedicated input times	8
Number of I/O lines	8
Number of entries	18
Output times	8
Number of product terms	72
Number of terminals	20
Maximum operating temperature	70 °C
Minimum operating temperature
organize	8 DEDICATED INPUTS, 8 I/O
Output function	MACROCELL
Package body material	CERAMIC, GLASS-SEALED
encapsulated code	DIP
Encapsulate equivalent code	DIP20,.3
Package shape	RECTANGULAR
Package form	IN-LINE
Peak Reflow Temperature (Celsius)	NOT SPECIFIED
power supply	5 V
Programmable logic type	UV PLD
propagation delay	30 ns
Certification status	Not Qualified
Maximum seat height	5.08 mm
Maximum supply voltage	5.25 V
Minimum supply voltage	4.75 V
Nominal supply voltage	5 V
surface mount	NO
technology	CMOS
Temperature level	COMMERCIAL
Terminal surface	Tin/Lead (Sn/Pb)
Terminal form	THROUGH-HOLE
Terminal pitch	2.54 mm
Terminal location	DUAL
Maximum time at peak reflow temperature	NOT SPECIFIED
width	7.62 mm

Preview

Download Datasheet

View All

D5C032-30 Related Products

	D5C032-30	5C032	D5C032-35	P5C032-30	TP5C032-35	D5C032-40	P5C032-40	P5C032-35
Description	8-MACROCELL CMOS PLD	8-MACROCELL CMOS PLD	8-MACROCELL CMOS PLD	8-MACROCELL CMOS PLD	8-MACROCELL CMOS PLD	8-MACROCELL CMOS PLD	8-MACROCELL CMOS PLD	8-MACROCELL CMOS PLD
Is it Rohs certified?	incompatible	-	incompatible	incompatible	incompatible	incompatible	incompatible	incompatible
Maker	Intel	-	Intel	Intel	Intel	Intel	Intel	Intel
Parts packaging code	DIP	-	DIP	DIP	-	DIP	DIP	DIP
package instruction	DIP, DIP20,.3	-	DIP, DIP20,.3	DIP, DIP20,.3	DIP, DIP20,.3	DIP, DIP20,.3	DIP, DIP20,.3	DIP, DIP20,.3
Contacts	20	-	20	20	-	20	20	20
Reach Compliance Code	compli	-	compli	compli	compli	compli	unknow	unknow
Other features	PAL WITH MACROCELLS; 8 MACROCELLS; 1 EXTERNAL CLOCK; SHARED INPUT/CLOCK	-	PAL WITH MACROCELLS; 8 MACROCELLS; 1 EXTERNAL CLOCK; SHARED INPUT/CLOCK	PAL WITH MACROCELLS; 8 MACROCELLS; 1 EXTERNAL CLOCK; SHARED INPUT/CLOCK	-	PAL WITH MACROCELLS; 8 MACROCELLS; 1 EXTERNAL CLOCK; SHARED INPUT/CLOCK	PAL WITH MACROCELLS; 8 MACROCELLS; 1 EXTERNAL CLOCK; SHARED INPUT/CLOCK	PAL WITH MACROCELLS; 8 MACROCELLS; 1 EXTERNAL CLOCK; SHARED INPUT/CLOCK
Architecture	PAL-TYPE	-	PAL-TYPE	PAL-TYPE	PAL-TYPE	PAL-TYPE	PAL-TYPE	PAL-TYPE
maximum clock frequency	25 MHz	-	22.2 MHz	25 MHz	25 MHz	18.5 MHz	18.5 MHz	22.2 MHz
JESD-30 code	R-GDIP-T20	-	R-GDIP-T20	R-PDIP-T20	R-PDIP-T20	R-GDIP-T20	R-PDIP-T20	R-PDIP-T20
JESD-609 code	e0	-	e0	e0	e0	e0	e0	e0
length	24.825 mm	-	24.825 mm	25.55 mm	-	24.825 mm	25.55 mm	25.55 mm
Dedicated input times	8	-	8	8	-	8	8	8
Number of I/O lines	8	-	8	8	-	8	8	8
Number of entries	18	-	18	18	18	18	18	18
Output times	8	-	8	8	8	8	8	8
Number of product terms	72	-	72	72	72	72	72	72
Number of terminals	20	-	20	20	20	20	20	20
Maximum operating temperature	70 °C	-	70 °C	70 °C	85 °C	70 °C	70 °C	70 °C
organize	8 DEDICATED INPUTS, 8 I/O	-	8 DEDICATED INPUTS, 8 I/O	8 DEDICATED INPUTS, 8 I/O	-	8 DEDICATED INPUTS, 8 I/O	8 DEDICATED INPUTS, 8 I/O	8 DEDICATED INPUTS, 8 I/O
Output function	MACROCELL	-	MACROCELL	MACROCELL	MACROCELL	MACROCELL	MACROCELL	MACROCELL
Package body material	CERAMIC, GLASS-SEALED	-	CERAMIC, GLASS-SEALED	PLASTIC/EPOXY	PLASTIC/EPOXY	CERAMIC, GLASS-SEALED	PLASTIC/EPOXY	PLASTIC/EPOXY
encapsulated code	DIP	-	DIP	DIP	DIP	DIP	DIP	DIP
Encapsulate equivalent code	DIP20,.3	-	DIP20,.3	DIP20,.3	DIP20,.3	DIP20,.3	DIP20,.3	DIP20,.3
Package shape	RECTANGULAR	-	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR
Package form	IN-LINE	-	IN-LINE	IN-LINE	IN-LINE	IN-LINE	IN-LINE	IN-LINE
Peak Reflow Temperature (Celsius)	NOT SPECIFIED	-	NOT SPECIFIED	NOT SPECIFIED	-	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED
power supply	5 V	-	5 V	5 V	5 V	5 V	5 V	5 V
Programmable logic type	UV PLD	-	UV PLD	OT PLD	-	UV PLD	OT PLD	OT PLD
propagation delay	30 ns	-	35 ns	30 ns	35 ns	40 ns	40 ns	35 ns
Certification status	Not Qualified	-	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified
Maximum seat height	5.08 mm	-	5.08 mm	5.08 mm	-	5.08 mm	5.08 mm	5.08 mm
Maximum supply voltage	5.25 V	-	5.25 V	5.25 V	-	5.25 V	5.25 V	5.25 V
Minimum supply voltage	4.75 V	-	4.75 V	4.75 V	-	4.75 V	4.75 V	4.75 V
Nominal supply voltage	5 V	-	5 V	5 V	5 V	5 V	5 V	5 V
surface mount	NO	-	NO	NO	NO	NO	NO	NO
technology	CMOS	-	CMOS	CMOS	CMOS	CMOS	CMOS	CMOS
Temperature level	COMMERCIAL	-	COMMERCIAL	COMMERCIAL	INDUSTRIAL	COMMERCIAL	COMMERCIAL	COMMERCIAL
Terminal surface	Tin/Lead (Sn/Pb)	-	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)
Terminal form	THROUGH-HOLE	-	THROUGH-HOLE	THROUGH-HOLE	THROUGH-HOLE	THROUGH-HOLE	THROUGH-HOLE	THROUGH-HOLE
Terminal pitch	2.54 mm	-	2.54 mm	2.54 mm	2.54 mm	2.54 mm	2.54 mm	2.54 mm
Terminal location	DUAL	-	DUAL	DUAL	DUAL	DUAL	DUAL	DUAL
Maximum time at peak reflow temperature	NOT SPECIFIED	-	NOT SPECIFIED	NOT SPECIFIED	-	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED
width	7.62 mm	-	7.62 mm	7.62 mm	-	7.62 mm	7.62 mm	7.62 mm

Recommended Resources

Switching power supply circuit using TEA2260-61 and TEA5170 combination

High fidelity TDA1520 integrated power amplifier circuit

Frequency shift keying demodulator circuit 01 composed of NE565 and μA710

DC servo circuit composed of AN6650

AC timing switch controller circuit diagram

8w high-fidelity active adjustable amplifier circuit

Please help explain the code of msp430f149!: [size=12px]149 assembly program. Q03142 MOV.W 0xD0E4, R6 Q03146 AND.W 0xD2E0, R6 Q0314A BIS.W R6, 0xD2BC What do the above addresses 0xD0E4, 0xD2E0, 0xD2BC mean? In 14, the address range of RAM is 020...; 111def Embedded System

Could you please tell me about the MAC operation of IP core?: I would like to ask if anyone has used IP configuration MAC in Xilinx?...; daicheng FPGA/CPLD

About the role of the FB pin string resistor of the DCDC chip: As shown in the picture, what is the function of the resistor ?...; sfcsdc Analog electronics

iPad Mini Teardown Reveals It Costs About $188 to Make: [i=s]This post was last edited by jameswangsynnex on 2015-3-3 19:59[/i]...; wstt Mobile and portable

Thoughts on the Common Mode Rejection Ratio of Op Amp: Common-mode rejection ratio (CMRR) refers to the ability of a differential amplifier to reject common-mode signals applied to both inputs simultaneously. More precisely, CMRR is the ratio of the commo...; fish001 Analogue and Mixed Signal

Introduction to Functional Safety and ISO26262: ...; lemonade815 Automotive Electronics

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components