EEWORLDEEWORLDEEWORLD

Part Number

Search
 PDF

TMS320VC5471GHKA

Description
Digital Signal Processors & Controllers - DSP, DSC System-Level
CategoryThe embedded processor and controller    Microcontrollers and processors   
File Size795KB,96 Pages
ManufacturerTexas Instruments
Websitehttp://www.ti.com.cn/
Stay tuned Parametric Compare

TMS320VC5471GHKA Online Shopping

Suppliers Part Number Price MOQ In stock  
TMS320VC5471GHKA - - View Buy Now

TMS320VC5471GHKA Overview

Digital Signal Processors & Controllers - DSP, DSC System-Level

TMS320VC5471GHKA Parametric

Parameter NameAttribute value
Brand NameTexas Instruments
Is it Rohs certified?incompatible
MakerTexas Instruments
Parts packaging codeBGA
package instructionLFBGA, BGA257,19X19,32
Contacts257
Reach Compliance Code_compli
ECCN code3A001.A.3
Factory Lead Time1 week
Other featuresALSO REQUIRES 3.3V SUPPLY FOR I/O SUPPLY
Address bus width23
barrel shifterNO
bit size16
boundary scanYES
maximum clock frequency100 MHz
External data bus width32
FormatFIXED POINT
Internal bus architectureMULTIPLE
JESD-30 codeS-PBGA-B257
JESD-609 codee0
length16 mm
low power modeYES
Humidity sensitivity level3
Number of terminals257
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Package body materialPLASTIC/EPOXY
encapsulated codeLFBGA
Encapsulate equivalent codeBGA257,19X19,32
Package shapeSQUARE
Package formGRID ARRAY, LOW PROFILE, FINE PITCH
Peak Reflow Temperature (Celsius)220
power supply1.8,3.3 V
Certification statusNot Qualified
RAM (number of words)16384
Maximum seat height1.4 mm
Maximum supply voltage1.95 V
Minimum supply voltage1.71 V
Nominal supply voltage1.8 V
surface mountYES
technologyCMOS
Temperature levelINDUSTRIAL
Terminal surfaceTin/Lead (Sn/Pb)
Terminal formBALL
Terminal pitch0.8 mm
Terminal locationBOTTOM
Maximum time at peak reflow temperatureNOT SPECIFIED
width16 mm
uPs/uCs/peripheral integrated circuit typeDIGITAL SIGNAL PROCESSOR, MIXED

TMS320VC5471GHKA Related Products

TMS320VC5471GHKA TMS320VC5471GHK TMS320VC5471ZHK TMS320VC5471ZHKA TNETV1002IDZHK
Description Digital Signal Processors & Controllers - DSP, DSC System-Level Digital Signal Processors & Controllers - DSP, DSC System-Level Digital Signal Processors & Controllers - DSP, DSC System-Level Digital Signal Processors & Controllers - DSP, DSC System-Level Digital Signal Processors & Controllers - DSP, DSC Fixed-Point Digital Signal Proc
Brand Name Texas Instruments Texas Instruments Texas Instruments Texas Instruments Texas Instruments
Is it Rohs certified? incompatible incompatible conform to conform to conform to
Parts packaging code BGA BGA BGA BGA BGA
package instruction LFBGA, BGA257,19X19,32 LFBGA, BGA257,19X19,32 LFBGA, BGA257,19X19,32 LFBGA, BGA257,19X19,32 LFBGA, BGA257,19X19,32
Contacts 257 257 257 257 257
Reach Compliance Code _compli _compli compli compli compli
ECCN code 3A001.A.3 3A001.A.3 3A001.A.3 3A001.A.3 3A001.A.3
Other features ALSO REQUIRES 3.3V SUPPLY FOR I/O SUPPLY ALSO REQUIRES 3.3V SUPPLY FOR I/O SUPPLY ALSO REQUIRES 3.3V SUPPLY FOR I/O SUPPLY ALSO REQUIRES 3.3V SUPPLY FOR I/O SUPPLY ALSO REQUIRES 3.3V SUPPLY FOR I/O SUPPLY
Address bus width 23 23 23 23 23
barrel shifter NO NO NO NO NO
bit size 16 16 16 16 16
boundary scan YES YES YES YES YES
maximum clock frequency 100 MHz 100 MHz 100 MHz 100 MHz 100 MHz
External data bus width 32 32 32 32 32
Format FIXED POINT FIXED POINT FIXED POINT FIXED POINT FIXED POINT
Internal bus architecture MULTIPLE MULTIPLE MULTIPLE MULTIPLE MULTIPLE
JESD-30 code S-PBGA-B257 S-PBGA-B257 S-PBGA-B257 S-PBGA-B257 S-PBGA-B257
JESD-609 code e0 e0 e1 e1 e1
length 16 mm 16 mm 16 mm 16 mm 16 mm
low power mode YES YES YES YES YES
Humidity sensitivity level 3 3 3 3 3
Number of terminals 257 257 257 257 257
Maximum operating temperature 85 °C 85 °C 85 °C 85 °C 85 °C
Minimum operating temperature -40 °C - - -40 °C -40 °C
Package body material PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY
encapsulated code LFBGA LFBGA LFBGA LFBGA LFBGA
Encapsulate equivalent code BGA257,19X19,32 BGA257,19X19,32 BGA257,19X19,32 BGA257,19X19,32 BGA257,19X19,32
Package shape SQUARE SQUARE SQUARE SQUARE SQUARE
Package form GRID ARRAY, LOW PROFILE, FINE PITCH GRID ARRAY, LOW PROFILE, FINE PITCH GRID ARRAY, LOW PROFILE, FINE PITCH GRID ARRAY, LOW PROFILE, FINE PITCH GRID ARRAY, LOW PROFILE, FINE PITCH
Peak Reflow Temperature (Celsius) 220 220 260 260 260
power supply 1.8,3.3 V 3.3 V 1.8,3.3 V 1.8,3.3 V 1.8,3.3 V
Certification status Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified
RAM (number of words) 16384 16384 16384 16384 32768
Maximum seat height 1.4 mm 1.4 mm 1.4 mm 1.4 mm 1.4 mm
Maximum supply voltage 1.95 V 1.95 V 1.95 V 1.95 V 1.95 V
Minimum supply voltage 1.71 V 1.71 V 1.71 V 1.71 V 1.71 V
Nominal supply voltage 1.8 V 1.8 V 1.8 V 1.8 V 1.8 V
surface mount YES YES YES YES YES
technology CMOS CMOS CMOS CMOS CMOS
Temperature level INDUSTRIAL OTHER OTHER INDUSTRIAL INDUSTRIAL
Terminal surface Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb) Tin/Silver/Copper (Sn/Ag/Cu) Tin/Silver/Copper (Sn/Ag/Cu) Tin/Silver/Copper (Sn/Ag/Cu)
Terminal form BALL BALL BALL BALL BALL
Terminal pitch 0.8 mm 0.8 mm 0.8 mm 0.8 mm 0.8 mm
Terminal location BOTTOM BOTTOM BOTTOM BOTTOM BOTTOM
Maximum time at peak reflow temperature NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED
width 16 mm 16 mm 16 mm 16 mm 16 mm
uPs/uCs/peripheral integrated circuit type DIGITAL SIGNAL PROCESSOR, MIXED DIGITAL SIGNAL PROCESSOR, MIXED DIGITAL SIGNAL PROCESSOR, MIXED DIGITAL SIGNAL PROCESSOR, MIXED DIGITAL SIGNAL PROCESSOR, MIXED
Maker Texas Instruments Texas Instruments Texas Instruments - Texas Instruments
STM32 new library V3.3.0 data type does not correspond?
I was recently using the new library provided by ST to write a program, andI found that some data types did not correspond. I don’t know if it was a problem with the library or if I didn’t understand ...
mayingchen stm32/stm8
VHDL description of 8255 --- please give me some advice!
0; } } LIBRARY IEEE; USE IEEE.STD_LOGIC_1164.ALL; USE IEEE.STD_LOGIC_ARITH.ALL; USE IEEE.STD_LOGIC_UNSIGNED.ALL; ENTITY cipc ISPORT(reset,rd,wr,cs,a0,a1:IN STD_ULOGIC; Pa:INOUT STD_ULOGIC_VECTOR(7 DOW...
xuqian214 Embedded System
Erasure Codes in Storage Systems — Finite Fields (Part 3)
[url=http://www.tuicool.com/articles/RZjAB3]Original address[/url] [p=null, 1, left][color=rgb(51, 51, 51)][backcolor=rgb(254, 254, 254)][font="]Finite field is the basic field for operations in erasu...
白丁 FPGA/CPLD
Shenzhen-Nanyou-Fresh or one-year-old-MSP430-Recruitment
Are there any students who are familiar with MSP430 and want to find a job? Our company is looking for electronic engineers who are familiar with MSP430 and 51 single-chip microcomputer applications. ...
derick Recruitment
How to generate data source inside FPGA
How to express it with Verilog code: A continuously sent data packet is generated in the FPGA, the size is 7190, the packet header is 32 bits, the data in the packet body is a continuously increasing ...
eeleader FPGA/CPLD
Spreadtrum, MediaTek, Qualcomm processor parameter comparison table
I would like to share with you the parameter comparison table of Spreadtrum, MediaTek and Qualcomm processorseeworldpostqq...
Aguilera Mobile and portable

Technical ResourceMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 448  1342  2068  2745  864  10  28  42  56  18 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号