EEWORLDEEWORLDEEWORLD

Part Number

Search

709289L12PF8

Description
TQFP-100, Reel
Categorystorage    storage   
File Size304KB,17 Pages
ManufacturerIDT (Integrated Device Technology)
Download Datasheet Parametric Compare View All

709289L12PF8 Online Shopping

Suppliers Part Number Price MOQ In stock  
709289L12PF8 - - View Buy Now

709289L12PF8 Overview

TQFP-100, Reel

709289L12PF8 Parametric

Parameter NameAttribute value
Brand NameIntegrated Device Technology
Is it lead-free?Contains lead
Is it Rohs certified?incompatible
MakerIDT (Integrated Device Technology)
Parts packaging codeTQFP
package instruction14 X 14 MM, 1.40 MM HEIGHT, TQFP-100
Contacts100
Manufacturer packaging codePN100
Reach Compliance Codenot_compliant
ECCN code3A991.B.2.A
Maximum access time25 ns
Other featuresFLOW-THROUGH OR PIPELINED ARCHITECTURE
Maximum clock frequency (fCLK)50 MHz
I/O typeCOMMON
JESD-30 codeS-PQFP-G100
JESD-609 codee0
length14 mm
memory density1048576 bit
Memory IC TypeDUAL-PORT SRAM
memory width16
Humidity sensitivity level3
Number of functions1
Number of ports2
Number of terminals100
word count65536 words
character code64000
Operating modeSYNCHRONOUS
Maximum operating temperature70 °C
Minimum operating temperature
organize64KX16
Output characteristics3-STATE
Package body materialPLASTIC/EPOXY
encapsulated codeLFQFP
Encapsulate equivalent codeQFP100,.63SQ,20
Package shapeSQUARE
Package formFLATPACK, LOW PROFILE, FINE PITCH
Parallel/SerialPARALLEL
Peak Reflow Temperature (Celsius)240
power supply5 V
Certification statusNot Qualified
Maximum seat height1.6 mm
Maximum standby current0.003 A
Minimum standby current4.5 V
Maximum slew rate0.355 mA
Maximum supply voltage (Vsup)5.5 V
Minimum supply voltage (Vsup)4.5 V
Nominal supply voltage (Vsup)5 V
surface mountYES
technologyCMOS
Temperature levelCOMMERCIAL
Terminal surfaceTin/Lead (Sn85Pb15)
Terminal formGULL WING
Terminal pitch0.5 mm
Terminal locationQUAD
Maximum time at peak reflow temperature20
width14 mm
Base Number Matches1
HIGH-SPEED 64K x 16
SYNCHRONOUS PIPELINED
DUAL-PORT STATIC RAM
Features
IDT709289L
LEAD FINISH (SnPb) ARE IN EOL PROCESS - LAST TIME BUY EXPIRES JUNE 15, 2018
True Dual-Ported memory cells which allow simultaneous
access of the same memory location
High-speed clock to data access
– Commercial: 7.5/9/12ns (max.)
– Industrial: 9ns (max.)
Low-power operation
– IDT709289L
Active: 1.2W (typ.)
Standby: 2.5mW (typ.)
Flow-Through or Pipelined output mode on either Port via
the
FT/PIPE
pins
Counter enable and reset features
Dual chip enables allow for depth expansion without
additional logic
Full synchronous operation on both ports
– 4ns setup to clock and 0ns hold on all control, data, and
address inputs
– Data input, address, and control registers
– Fast 7.5ns clock to data out in the Pipelined output mode
– Self-timed write allows fast cycle time
– 12ns cycle time, 83MHz operation in Pipelined output mode
Separate upper-byte and lower-byte controls for
multiplexed bus and bus matching compatibility
TTL- compatible, single 5V (±10%) power supply
Industrial temperature range (–40°C to +85°C) is
available for selected speeds
Available in a 100-pin Thin Quad Flatpack (TQFP) package
Green parts available, see ordering information
Functional Block Diagram
R/
W
L
UB
L
CE
0L
R/
W
R
UB
R
CE
0R
CE
1L
LB
L
OE
L
1
0
0/1
1
0
0/1
CE
1R
LB
R
OE
R
FT
/PIPE
L
0/1
1b 0b
b a
1a 0a
0a 1a
a
b
0b 1b
0/1
FT
/PIPE
R
I/O
8L
-I/O
15L
I/O
0L
-I/O
7L
I/O
Control
I/O
8R
-I/O
15R
I/O
Control
I/O
0R
-I/O
7R
A
15L
A
0L
CLK
L
Counter/
Address
Reg.
MEMORY
ARRAY
Counter/
Address
Reg.
A
15R
A
0R
CLK
R
ADS
L
CNTEN
L
CNTRST
L
ADS
R
CNTEN
R
CNTRST
R
4842 drw 01
FEBRUARY 2018
1
©2018 Integrated Device Technology, Inc.
DSC-4842/8

709289L12PF8 Related Products

709289L12PF8 709289L9PFI
Description TQFP-100, Reel TQFP-100, Tray
Brand Name Integrated Device Technology Integrated Device Technology
Is it lead-free? Contains lead Contains lead
Is it Rohs certified? incompatible incompatible
Maker IDT (Integrated Device Technology) IDT (Integrated Device Technology)
Parts packaging code TQFP TQFP
package instruction 14 X 14 MM, 1.40 MM HEIGHT, TQFP-100 14 X 14 MM, 1.40 MM HEIGHT, TQFP-100
Contacts 100 100
Manufacturer packaging code PN100 PN100
Reach Compliance Code not_compliant not_compliant
ECCN code 3A991.B.2.A 3A991.B.2.A
Maximum access time 25 ns 20 ns
Other features FLOW-THROUGH OR PIPELINED ARCHITECTURE FLOW-THROUGH OR PIPELINED ARCHITECTURE
Maximum clock frequency (fCLK) 50 MHz 66 MHz
I/O type COMMON COMMON
JESD-30 code S-PQFP-G100 S-PQFP-G100
JESD-609 code e0 e0
length 14 mm 14 mm
memory density 1048576 bit 1048576 bit
Memory IC Type DUAL-PORT SRAM DUAL-PORT SRAM
memory width 16 16
Humidity sensitivity level 3 3
Number of functions 1 1
Number of ports 2 2
Number of terminals 100 100
word count 65536 words 65536 words
character code 64000 64000
Operating mode SYNCHRONOUS SYNCHRONOUS
Maximum operating temperature 70 °C 85 °C
organize 64KX16 64KX16
Output characteristics 3-STATE 3-STATE
Package body material PLASTIC/EPOXY PLASTIC/EPOXY
encapsulated code LFQFP LFQFP
Encapsulate equivalent code QFP100,.63SQ,20 QFP100,.63SQ,20
Package shape SQUARE SQUARE
Package form FLATPACK, LOW PROFILE, FINE PITCH FLATPACK, LOW PROFILE, FINE PITCH
Parallel/Serial PARALLEL PARALLEL
Peak Reflow Temperature (Celsius) 240 240
power supply 5 V 5 V
Certification status Not Qualified Not Qualified
Maximum seat height 1.6 mm 1.6 mm
Maximum standby current 0.003 A 0.006 A
Minimum standby current 4.5 V 4.5 V
Maximum slew rate 0.355 mA 0.43 mA
Maximum supply voltage (Vsup) 5.5 V 5.5 V
Minimum supply voltage (Vsup) 4.5 V 4.5 V
Nominal supply voltage (Vsup) 5 V 5 V
surface mount YES YES
technology CMOS CMOS
Temperature level COMMERCIAL INDUSTRIAL
Terminal surface Tin/Lead (Sn85Pb15) Tin/Lead (Sn85Pb15)
Terminal form GULL WING GULL WING
Terminal pitch 0.5 mm 0.5 mm
Terminal location QUAD QUAD
Maximum time at peak reflow temperature 20 20
width 14 mm 14 mm
[Low Power] Xilinx launches Virtex-6 FPGA to meet the growing demand for high bandwidth and low power consumption
Xilinx has launched a new generation of flagship products - Virtex high-performance field programmable gate array (FPGA) series products, which support developers of high-performance, computationally ...
jjkwz FPGA/CPLD
Share a Lierda circuit diagram based on 9B96
I would like to share a circuit diagram of Lierda based on 9B92. I saw many friends upload it. I can’t upload it due to the confidentiality of my design company. Please forgive me. In fact, this board...
fengzhang2002 Microcontroller MCU
The power consumption of PIC16F1933 is more than 30 microamperes. I need to reduce it to the minimum. Please help!
The system is powered by 3V. Because it is battery powered, the power consumption is very strict. The general working process is as follows: detect the sensor signal every 2 seconds, respond if action...
myjack Microchip MCU
Debugging problem, I don't know how to change the C debugger
Ask for help...
snowflyxyz stm32/stm8
Where can I download the S1P and S2P files of SAW devices?
After reading this article: [url]http://www.spectrum-soft.com/news/winter2012/nport.shtm[/url], I decided to simulate a SAW oscillator, but unfortunately there is no S1P file. Some people may say that...
huayuliang RF/Wirelessly
Why can't the butterfly valve be opened and closed by direct ventilation of the cylinder?
Do you know what transistors, relays, and contactors are used for? If the output power of the transistor is large enough, there is no need to add a relay or a contactor behind the transistor, and the ...
eeleader Industrial Control Electronics

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2408  2659  884  1426  2628  49  54  18  29  53 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号