MT8981DE datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Wireless rf/communication> Telecom circuit> MT8981DE

MT8981DE: DescriptionISO-CMOS ST-BUS; CategoryWireless rf/communication Telecom circuit; File Size472KB，20 Pages; ManufacturerZarlink Semiconductor (Microsemi); Websitehttp://www.zarlink.com/

Download Datasheet Parametric Compare View All

MT8981DE Overview

ISO-CMOS ST-BUS

MT8981DE Parametric

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Maker	Zarlink Semiconductor (Microsemi)
package instruction	DIP, DIP40,.6
Reach Compliance Code	compli
JESD-30 code	R-PDIP-T40
JESD-609 code	e0
length	51.75 mm
Number of functions	1
Number of terminals	40
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Package body material	PLASTIC/EPOXY
encapsulated code	DIP
Encapsulate equivalent code	DIP40,.6
Package shape	RECTANGULAR
Package form	IN-LINE
Peak Reflow Temperature (Celsius)	225
power supply	5 V
Certification status	Not Qualified
Maximum seat height	6.35 mm
Maximum slew rate	0.01 mA
Nominal supply voltage	5 V
surface mount	NO
technology	CMOS
Telecom integrated circuit types	DIGITAL TIME SWITCH
Temperature level	INDUSTRIAL
Terminal surface	Tin/Lead (Sn/Pb)
Terminal form	THROUGH-HOLE
Terminal pitch	2.54 mm
Terminal location	DUAL
Maximum time at peak reflow temperature	30
width	15.24 mm

Preview

Download Datasheet

View All

ISO-CMOS ST-BUS

Family

MT8981D

Digital Switch

Data Sheet

Features

•

Zarlink ST-BUS compatible

4-line x 32-channel inputs

4-line x 32-channel outputs

128 ports non-blocking switch

Single power supply (+5 V)

Low power consumption: 30 mW Typ.

Microprocessor-control interface

Three-state serial outputs

Ordering Information

MT8981DE

40 Pin PDIP

MT8981DP

44 Pin PLCC

MT8981DPR

44 Pin PLCC

MT8981DP1 44 Pin PLCC*

MT8981DPR1 44 Pin PLCC*

*Pb Free Matte Tin

February 2005

Tubes

Tape & Reel

Tubes

Tape & Reel

-40°C to +85°C

Description

This VLSI ISO-CMOS device is designed for switching

PCM-encoded voice or data, under microprocessor

control, in a modern digital exchange, PBX or Central

Office. It provides simultaneous connections for up to

128 64 kbit/s channels. Each of the four serial inputs

and outputs consist of 32 64 kbit/s channels

multiplexed to form a 2048 kbit/s ST-BUS stream. In

addition, the MT8981 provides microprocessor read

and write access to individual ST-BUS channels.

C4i

F0i

ODE

STi0

STi1

STi2

STi3

Serial

Parallel

Converter

Data

Memory

Frame

Counter

Output

MUX

Parallel

Serial

Converter

STo0

STo1

STo2

STo3

Control Register

Connection

Memory

Control Interface

DS CS

R/W A5/

DTA D7/

Figure 1 - Functional Block Diagram

Zarlink Semiconductor Inc.

Zarlink, ZL and the Zarlink Semiconductor logo are trademarks of Zarlink Semiconductor Inc.

MT8981D

Hardware Description

Data Sheet

Serial data at 2048 kbit/s is received at the four ST-BUS inputs (STi0 to STi3), and serial data is transmitted at the

four ST-BUS outputs (STo0 to STo3). Each serial input accepts 32 channels of digital data, each channel containing

an 8-bit word which may represent a PCM-encoded analog/voice sample as provided by a codec (e.g., Zarlink’s

MT8964).

This serial input word is converted into parallel data and stored in the 128 X 8 Data Memory. Locations in the Data

Memory are associated with particular channels on particular ST-BUS input streams. These locations can be read

by the microprocessor which controls the chip.

Locations in the Connection Memory, which is split into high and low parts, are associated with particular ST-BUS

output streams. When a channel is due to be transmitted on an ST-BUS output, the data for the channel can either

be switched from an ST-BUS input or it can originate from the microprocessor. If the data is switched from an input,

then the contents of the Connection Memory Low location associated with the output channel is used to address

the Data Memory. This Data Memory address corresponds to the channel on the input ST-BUS stream on which the

data for switching arrived. If the data for the output channel originates from the microprocessor (Message Mode),

then the contents of the Connection Memory Low location associated with the output channel are output directly,

and this data is output repetitively on the channel once every frame until the microprocessor intervenes.

The Connection Memory data is received, via the Control Interface, at D7 to D0. The Control Interface also receives

address information at A5 to A0 and handles the microprocessor control signals CS, DTA, R/W and DS. There are

two parts to any address in the Data Memory or Connection Memory. The higher order bits come from the

Control Register, which may be written to or read from via the Control Interface. The lower order bits come from the

address lines directly.

The Control Register also allows the chip to broadcast messages on all ST-BUS outputs (i.e., to put every channel

into Message Mode), or to split the memory so that reads are from the Data Memory and writes are to the

Connection Memory Low. The Connection Memory High determines whether individual output channels are in

Message Mode, and allows individual output channels to go into a high-impedance state, which enables arrays of

MT8981s to be constructed. It also controls the CSTo pin.

All ST-BUS timing is derived from the two signals C4i and F0i.

Zarlink Semiconductor Inc.

MT8981DE Related Products

	MT8981DE	MT8981DPR1	MT8981DP1	MT8981DPR	MT8981DP	MT8981D
Description	ISO-CMOS ST-BUS	ISO-CMOS ST-BUS	ISO-CMOS ST-BUS	ISO-CMOS ST-BUS	ISO-CMOS ST-BUS	ISO-CMOS ST-BUS
Is it Rohs certified?	incompatible	conform to	conform to	incompatible	incompatible	-
Maker	Zarlink Semiconductor (Microsemi)	Zarlink Semiconductor (Microsemi)	Zarlink Semiconductor (Microsemi)	Zarlink Semiconductor (Microsemi)	Zarlink Semiconductor (Microsemi)	-
package instruction	DIP, DIP40,.6	QCCJ,	QCCJ,	QCCJ, LDCC44,.7SQ	QCCJ, LDCC44,.7SQ	-
Reach Compliance Code	compli	compli	compli	compli	compli	-
JESD-30 code	R-PDIP-T40	S-PQCC-J44	S-PQCC-J44	S-PQCC-J44	S-PQCC-J44	-
JESD-609 code	e0	e3	e3	e0	e0	-
length	51.75 mm	16.585 mm	16.585 mm	16.585 mm	16.585 mm	-
Number of functions	1	1	1	1	1	-
Number of terminals	40	44	44	44	44	-
Maximum operating temperature	85 °C	85 °C	85 °C	85 °C	85 °C	-
Minimum operating temperature	-40 °C	-40 °C	-40 °C	-40 °C	-40 °C	-
Package body material	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	-
encapsulated code	DIP	QCCJ	QCCJ	QCCJ	QCCJ	-
Package shape	RECTANGULAR	SQUARE	SQUARE	SQUARE	SQUARE	-
Package form	IN-LINE	CHIP CARRIER	CHIP CARRIER	CHIP CARRIER	CHIP CARRIER	-
Peak Reflow Temperature (Celsius)	225	260	260	225	225	-
Certification status	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	-
Maximum seat height	6.35 mm	4.57 mm	4.57 mm	4.57 mm	4.57 mm	-
Nominal supply voltage	5 V	5 V	5 V	5 V	5 V	-
surface mount	NO	YES	YES	YES	YES	-
technology	CMOS	CMOS	CMOS	CMOS	CMOS	-
Telecom integrated circuit types	DIGITAL TIME SWITCH	DIGITAL TIME SWITCH	DIGITAL TIME SWITCH	DIGITAL TIME SWITCH	DIGITAL TIME SWITCH	-
Temperature level	INDUSTRIAL	INDUSTRIAL	INDUSTRIAL	INDUSTRIAL	INDUSTRIAL	-
Terminal surface	Tin/Lead (Sn/Pb)	MATTE TIN	MATTE TIN	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)	-
Terminal form	THROUGH-HOLE	J BEND	J BEND	J BEND	J BEND	-
Terminal pitch	2.54 mm	1.27 mm	1.27 mm	1.27 mm	1.27 mm	-
Terminal location	DUAL	QUAD	QUAD	QUAD	QUAD	-
Maximum time at peak reflow temperature	30	30	30	30	30	-
width	15.24 mm	16.585 mm	16.585 mm	16.585 mm	16.585 mm	-
Humidity sensitivity level	-	3	3	1	1	-

Recommended Resources

How to use thermistor to suppress surge current circuit analysis

Precision temperature measurement circuit designed with OP491

CD4013 circuit

Monostable flip-flop practical circuit d

STK086G audio IC circuit diagram

Animation demonstration of double control switch principle

How to manually link Chinese resource files in custom wince6.0 public iesample.exe or explorer.exe: The code under public is copied to the project directory through sysgen_capture -p shell explorer sysgen_capture -p ie iesample. After compilation and linking, it becomes the English version by defaul...; aaa123 Embedded System

【CN0017】Interfacing the ADL5371 I/Q modulator with the AD9779A dual-channel, 1 GSPS high-speed DAC: Circuit Function and AdvantagesThis circuit provides a simple and effective interface between the ADL5371 I/Q modulator and the AD9779A high speed DAC. The ADL5371 and AD9779A are well matched because...; EEWORLD社区 ADI Reference Circuit

TLC549 Driver: 1[[i]This post was last edited by 15075039ZQ on 2011-5-26 09:35[/i]]...; 15075039ZQ 51mcu

The problem of CC2540 CCDebug not being able to recognize the chip after rewiring: Dear experts, I am a humble man. After I rewired a two-layer board to a four-layer board, CCdebug could not recognize the chip, resulting in the inability to write programs. I have made three sets of ...; lyq11 PCB Design

I want to use the GPIO interface on the PC104 motherboard, but I don't know the IO address of the GPIO. Please give me some advice! !: Are the IO addresses of the GPIOs of various standard PC104 motherboards unified?...; longdandan Embedded System

Diagram to understand the MSP430F149 comparator: The comparator of msp430, in fact, here you just need to understand a picture, two registers, and understand the working principle. This is the logic diagram of comparator A. Comparator A consists of ...; 火辣西米秀 Microcontroller MCU

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components